Features: True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access Commercial: 6.5/7.5/9ns (max.)Industrial: 7.5ns (max.) Low-power operation IDT709169/59LActive: 925mW (typ.)Standby: 2.5mW (typ.) Flow-Through or Pipelined output mo...
IDT709159L: Features: True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access Commercial: 6.5/7.5/9ns (max.)Industrial: 7.5ns (max.) Low-power ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
True Dual-Ported memory cells which allow simultaneous access of the same memory location
High-speed clock to data access
Commercial: 6.5/7.5/9ns (max.)
Industrial: 7.5ns (max.)
Low-power operation
IDT709169/59L
Active: 925mW (typ.)
Standby: 2.5mW (typ.)
Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
Full synchronous operation on both ports
3.5ns setup to clock and 0ns hold on all control, data, andaddress inputs
Data input, address, and control registers
Fast 6.5ns clock to data out in the Pipelined output mode
Self-timed write allows fast cycle time
10ns cycle time,100MHz operation in Pipelined output mode
TTL- compatible, single 5V (±10%) power supply
Industrial temperature range (40°C to +85°C) is available for 83MHz
Available in a 100-pin Thin Quad Flatpack (TQFP) and 100- pin fine pitch Ball Grid Array (fpBGA) packages.
Symbol |
Rating |
Commercial
& Industrial |
Unit |
VTERM |
Terminal Voltage with respect to GND |
-0.5 to +7.0 |
V |
VTER(2) |
Terminal Voltage |
-55 to +125 |
°C |
TSTG |
Temperature Under Bias |
-65 to +150
|
o C |
IOUT |
Storage Temperature |
50-55 to +125
|
mA |
IOUT |
DC Output Current |
50
|
mA |
The IDT709159L is a high-speed 16/8K x 9 bit synchronous Dual- Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times.
The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709159L has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 925mW of power.