Features: • Ref input is 5V tolerant• 4 pairs of programmable skew outputs• Low skew: 185ps same pair, 250ps all outputs• Selectable positive or negative edge synchronization:Excellent for DSP applications• Synchronous output enable• Input frequency: 2MHz to 200...
IDT5V995: Features: • Ref input is 5V tolerant• 4 pairs of programmable skew outputs• Low skew: 185ps same pair, 250ps all outputs• Selectable positive or negative edge synchronization...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • IDT54/74FCT646 equivalent to FAST™speed;• IDT54/74FCT646A 30% faster...
Features: • IDT54/74FCT646 equivalent to FAST™speed;• IDT54/74FCT646A 30% faster...
Symbol | Description | Max | Unit | |
VDDQ, VDD | Supply Voltage to Ground | 0.5 to +4.6 | V | |
VI | DC Input Voltage | 0.5 to VDD+0.5 | V | |
REF Input Voltage | 0.5 to +5.5 | V | ||
Maximum Power Dissipation |
TA = 85 | 1.1 | W | |
TA = 55 | 1.9 | |||
TSTG | Storage Temperature Range | 65 to +150 |
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.
The IDT5V995 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V995 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels.
The feedback input allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication from 1 to 12 without using divided outputs for feedback.
When the sOE pin is held low, all the outputs are synchronously enabled.However, if sOE is held high, all the outputs except 2Q0 and 2Q1 are synchronously disabled. The LOCK output asserts to indicate when Phase Lock has been achieved.
Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V995 has LVTTL outputs with 12mA balanced drive outputs.