Features: • Ref input is 5V tolerant• 4 pairs of programmable skew outputs• Low skew: 200ps same pair, 250ps all outputs• Selectable positive or negative edge synchronization:Excellent for DSP applications• Synchronous output enable• Input frequency: 17.5MHz to ...
IDT5V994: Features: • Ref input is 5V tolerant• 4 pairs of programmable skew outputs• Low skew: 200ps same pair, 250ps all outputs• Selectable positive or negative edge synchronization...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • IDT54/74FCT646 equivalent to FAST™speed;• IDT54/74FCT646A 30% faster...
Features: • IDT54/74FCT646 equivalent to FAST™speed;• IDT54/74FCT646A 30% faster...
Symbol |
Description |
Commercial
& Industrial |
Unit | |
VDDQ, VDD |
Supply Voltage to Ground |
0.5 to +4.6 |
V | |
VI |
DC Input Voltage |
0.5 to VDD+0.5 |
V | |
REF Input Voltage |
0.5 to +4.6
|
V | ||
Maximum Power Dissipation |
TA = 85°C |
0.8
|
W | |
TSTG |
Storage Temperature Range |
65 to +150
|
° C |
The IDT5V994 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal.
The IDT5V994 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels. When the sOE pin is held low, all the outputs are synchronously enabled. However, if sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled. Furthermore, when the PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V994 has LVTTL outputs with 12mA balanced drive outputs.