Features: • Ref input is 5V tolerant• 3 pairs of programmable skew outputs• Low skew: 200ps same pair, 250ps all outputs• Selectable positive or negative edge synchronization:Excellent for DSP applications• Synchronous output enable• Output frequency: 3.75MHz to...
IDT5V993A: Features: • Ref input is 5V tolerant• 3 pairs of programmable skew outputs• Low skew: 200ps same pair, 250ps all outputs• Selectable positive or negative edge synchronization...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • IDT54/74FCT646 equivalent to FAST™speed;• IDT54/74FCT646A 30% faster...
Features: • IDT54/74FCT646 equivalent to FAST™speed;• IDT54/74FCT646A 30% faster...
Symbol | Description | Max | Unit |
Supply Voltage to Ground | 0.5 to +7 | V | |
VI | DC Input Voltage | 0.5 to VCC+0.5 | V |
REF Input Voltage | 0.5 to +5.5 | V | |
Maximum Power Dissipation (TA = 85) | 0.66 | W | |
TSTG | Storage Temperature | 65 to +150 |
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.
The IDT5V993A is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V993A has six programmable skew outputs and two zero skew outputs. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.
When the GND/sOE pin is held low, all the outputs are synchronously enabled. However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.
Furthermore, when the VCCQ/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When VCCQ/PE is held low, all the outputs are synchronized with the negative edge of REF. Both devices have LVTTL outputs with 12mA balanced drive outputs.