ICS9148-12

Features: CPU outputs are stronger drive for multiple loads per pin (ie CPU and NB on one pin)Generates system clocks for CPU, IOAPIC, SDRAM, PCI, plus 14.314 MHz REF(0:1), USB, Plus Super I/OSupports single or dual processor systemsI2C serial configuration interface provides output clock disablin...

product image

ICS9148-12 Picture
SeekIC No. : 004371165 Detail

ICS9148-12: Features: CPU outputs are stronger drive for multiple loads per pin (ie CPU and NB on one pin)Generates system clocks for CPU, IOAPIC, SDRAM, PCI, plus 14.314 MHz REF(0:1), USB, Plus Super I/OSuppor...

floor Price/Ceiling Price

Part Number:
ICS9148-12
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

CPU outputs are stronger drive for multiple loads per pin (ie CPU and NB on one pin)
Generates system clocks for CPU, IOAPIC, SDRAM, PCI, plus 14.314 MHz REF(0:1), USB, Plus Super I/O
Supports single or dual processor systems
I2C serial configuration interface provides output clock disabling and other functions
MODE input pin selects optional power management input control pins
Two fixed outputs separately selectable as 24 or 48MHz
Separate 2.5V and 3.3V supply pins
2.5V or 3.3V outputs: CPU, IOAPIC
3.3V outputs: SDRAM, PCI, REF, 48/24 MHz
CPU 3.3_2.5# logic pin to adjust output strength
No power supply sequence requirements
Uses external 14.318MHz crystal
48 pin 300 mil SSOP and 240 mil TSSOP
Output enable register for serial port control: 1 = enable 0 = disable



Pinout

  Connection Diagram


Specifications

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . .GND -0.5 V to VDD +0.5
Ambient Operating Temperature . . . . . . . . . . . . . . . . 0°C to +70°C
Case Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  115°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C



Description

The ICS9148-12 is a Clock Synthesizer chip for Pentium and PentiumPro CPU based Desktop/Notebook systems that will provide all necessary clock timing.

Features include four strong CPU, seven PCI and eight SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Stronger drive CPUCLK outputs typically provide greater than 1 V/ns slew rate into 20pF loads. This device meets rise and fall requirements with 2 loads per CPU output (ie, one clock to CPU and NB chipset, one clock to two L2 cache inputs).

PWR_DWN# pin of the ICS9148-12 allows low power mode by stopping crystal OSC and PLL stages. For optional power management, CPU_STOP# can stop CPU (0:3) clocks and PCI_STOP# will stop PCICLK (0:5) clocks. CPU and IOAPIC output buffer strength controlled by CPU 3.3_2.5# pin to match VDDL voltage.

PCICLK outputs typically provide better than 1V/ns slew rate into 30pF loads while maintaining 50±5% duty cycle. The REF clock outputs typically provide better than 0.5V/ns slew rates.

The ICS9148-12 accepts a 14.318MHz reference crystal or clock as its input and runs on a 3.3V core supply.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Optical Inspection Equipment
Resistors
Semiconductor Modules
Fans, Thermal Management
View more