Features: •Three 3.3V LVPECL outputs on two banks, A Bank with one LVPECL pair and B Bank with 2 LVPECL output pairs•Using a 31.25MHz or 26.041666 crystal, the two output banks can be independently set for 625MHz, 312.5MHz, 156.25MHz or 125MHz•Selectable crystal oscillator interf...
ICS843003: Features: •Three 3.3V LVPECL outputs on two banks, A Bank with one LVPECL pair and B Bank with 2 LVPECL output pairs•Using a 31.25MHz or 26.041666 crystal, the two output banks can be in...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
•Three 3.3V LVPECL outputs on two banks, A Bank with one LVPECL pair and B Bank with 2 LVPECL output pairs
•Using a 31.25MHz or 26.041666 crystal, the two output banks can be independently set for 625MHz, 312.5MHz, 156.25MHz or 125MHz
•Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
•VCO range: 560MHz to 700MHz
•RMS phase jitter @ 156.25MHz (1.875MHz - 20MHz): 0.51ps (typical)
•RMS phase noise at 156.25MHz
Phase noise: Offset Noise Power 100Hz ............... -96.8 dBc/Hz 1KHz ..............-119.1 dBc/Hz 10KHz ..............-126.4 dBc/Hz 100KHz ..............-127.0 dBc/Hz
•Full 3.3V supply mode
•0to 70ambient operating temperature
•Industrial temperature available upon request
Supply Voltage, VCC 4.6V
Inputs, VI -0.5V to VCC + 0.5V
Outputs, IO
Continuous Current 50mA
Surge Current 100mA
Package Thermal Impedance, JA 70°C/W (0 lfpm)
Storage Temperature, TSTG -65°C to 150°C
The ICS843003 is a 3 differential output LVPECL Synthesizer designed to generate Ethernet reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from ICS. Using a 31.25MHz or 26.041666MHz, 18pF parallel resonant crystal, the following frequencies can be generated based on the settings of 4 frequency select pins (DIV_SEL[A1:A0], DIV_SEL[B1:B0]): 625MHz, 312.5MHz, 156.25MHz, and 125MHz. The 843003 has 2 output banks, Bank A with 1 differential LVPECL output pair and Bank B with 2 differential LVPECL output pairs.
The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The ICS843003 uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS843003 is packaged in a small 24-pin TSSOP package.