ICS548-03

Features: • Packaged in 16 pin narrow (150 mil) SOIC• Input clock up to 160 MHz in the non-PLL mode• Provides clock outputs of CLK, CLK, and CLK/2• Low skew (500 ps) on CLK, CLK, and CLK/2• All outputs can be tri-stated• Entire chip can be powered down by changi...

product image

ICS548-03 Picture
SeekIC No. : 004370805 Detail

ICS548-03: Features: • Packaged in 16 pin narrow (150 mil) SOIC• Input clock up to 160 MHz in the non-PLL mode• Provides clock outputs of CLK, CLK, and CLK/2• Low skew (500 ps) on CLK, ...

floor Price/Ceiling Price

Part Number:
ICS548-03
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Packaged in 16 pin narrow (150 mil) SOIC
• Input clock up to 160 MHz in the non-PLL mode
• Provides clock outputs of CLK, CLK, and CLK/2
• Low skew (500 ps) on CLK, CLK, and CLK/2
• All outputs can be tri-stated
• Entire chip can be powered down by changing one or two select pins
• 3.3V or 5.0V operating voltage



Pinout

  Connection Diagram


Description

The ICS548-03 is a low cost, low skew, high performance general-purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-2. Using our patented analog Phase-Locked Loop (PLL) techniques, the device operates from a frequency range from 10 MHz to 120 MHz in the PLL mode, and up to 160 MHz in the non-PLL mode.

In applications that to need maintain low phase noise in the clock tree, the non-PLL (when S3=S2=1) mode should be used.

This chip of the ICS548-03 is not a zero delay buffer. Many applications may be able to use the ICS527 for zero delay dividers.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Computers, Office - Components, Accessories
Discrete Semiconductor Products
Industrial Controls, Meters
Static Control, ESD, Clean Room Products
LED Products
View more