ICS1531

Features: • 3-channel 8-bit analog-to-digital conversion up to 165 MHz• Direct connection to analog input data (no external pre-amplifier circuit needed)• Video amplifier: 500-MHz analog bandwidth, software-adjustable gain• Dynamic Phase Adjust (DPA) for software-adjustable...

product image

ICS1531 Picture
SeekIC No. : 004370698 Detail

ICS1531: Features: • 3-channel 8-bit analog-to-digital conversion up to 165 MHz• Direct connection to analog input data (no external pre-amplifier circuit needed)• Video amplifier: 500-MHz ...

floor Price/Ceiling Price

Part Number:
ICS1531
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/1/2

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 3-channel 8-bit analog-to-digital conversion up to 165 MHz
• Direct connection to analog input data (no external pre-amplifier circuit needed)
• Video amplifier: 500-MHz analog bandwidth, software-adjustable gain
• Dynamic Phase Adjust (DPA) for software-adjustable analog sample points
• Software selectable: One pixel per clock (for 24-bit pixels) or two pixels per clock (for a total of 48 bits)
• Internal clamp circuit. Very low jitter.
• Low-voltage TTL clock outputs, synchronized with digital pixel data outputs
• Independent software reset for PLLs and DPA
• Double-buffered PLL and DPA control registers
• Two additional PLLs with spread spectrum for memory and panel clock
• External/internal loop-filter selection with software
• Automatic Power-On Reset (POR) detection
• Uses 3.3 VDC. Digital inputs are 5-V tolerant.
• Industry-standard 2-wire serial bus interface speeds:low (100 kHz), high (400 kHz), or ultra (800 kHz)
• Lock detection available in hardware and software
• 144-pin low-profile quad flat pack (LQFP) package



Application

• LCD displays, LCD projectors, plasma displays, and projection TVs


Pinout

  Connection Diagram


Specifications

Item
Rating
VDD, VDDQ (measured with respect to VSS) 4.3 V
Digital Inputs VSS -0.3 V to +5.5 V
Digital Outputs VSSQ -0.3 V to VDDQ +0.3 V
Analog Inputs VSS -0.3 V to +5.5 V
Analog Outputs VSSA -0.3 V to VDDA +0.3 V
Storage Temperature -65 to +150
Junction Temperature 175
Soldering Temperature 260
Power Dissipation See Section 9.3, "Power Values"



Description

The ICS1531 is a high-performance, cost-effective,3-channel, 8-bit analog-to-digital converter with an integrated line-locked clock generator. It is part of a family of chips intended for high-resolution video applications that use analog inputs, such as LCD monitors, LCD projectors,plasma displays, and projection TVs. Using ICS's low-voltage CMOS mixed-signal technology, the ICS1531 is an effective data-capture solution for resolutions from VGA to UXGA.

The ICS1531 offers analog-to-digital data conversion and synchronized pixel clock generation at speeds of 100, 140, or 165 MHz (or mega samples per second, MSPS). The Dynamic Phase Adjust (DPA) circuitry allows end-user control over the pixel clock phase, relative to the recovered sync signal and analog pixel data. Either the internal pixel clock can be used as a capture clock input to the analog-to-digital converters or an external clock input can be used. The ICS1531 provides either one or two 24-bit pixels per clock. An ADCSYNC output pin provides recovered HSYNC from the pixel clock phase-locked-loop (PLL) divider chain output, which can be used to synchronize display enable output.

A clamp signal of the ICS1531 can be generated internally or provided through the CLAMP pin. A high-bandwidth video amplifier with adjustable gain allows fine tuning of the analog signal.The advanced PLL uses an internal programmable feedback divider. Two additional, independent programmable PLLs,each with spread-spectrum functionality, support memory and panel clock requirements.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Cables, Wires - Management
Hardware, Fasteners, Accessories
Power Supplies - External/Internal (Off-Board)
RF and RFID
Circuit Protection
Connectors, Interconnects
View more