HYB25D128

Features: • Double data rate architecture: two data transfers per clock cycle• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver• DQS is edge-aligned with data for reads and is center-aligned with data for writes&#...

product image

HYB25D128 Picture
SeekIC No. : 004368733 Detail

HYB25D128: Features: • Double data rate architecture: two data transfers per clock cycle• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the ...

floor Price/Ceiling Price

Part Number:
HYB25D128
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Double data rate architecture: two data transfers per clock cycle
• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
• DQS is edge-aligned with data for reads and is center-aligned with data for writes
• Differential clock inputs
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
• Burst Lengths: 2, 4, or 8
• CAS Latency: 2, 2.5, 3
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.8s Maximum Average Periodic Refresh Interval
• 2.5 V (SSTL_2 compatible) I/O
• VDDQ = 2.5 V ± 0.2 V (DDR266A, DDR333); VDDQ = 2.6 V ± 0.1 V (DDR400)
• VDD = 2.5 V ± 0.2 V (DDR266, DDR333); VDD = 2.6 V ± 0.1 V (DDR400)
• P-TFBGA-60-2 package with 3 depopulated rows (12 * 8 mm2)
• P-TSOPII-66-1 package
• Lead- and halogene-free = green product



Specifications

Parameter Symbol Values Unit Note/
Test Condition
min. typ. max.
Voltage on I/O pins relative to VSS VIN, VOUT 0.5 - VDDQ +
0.5
V -
Voltage on Inputs relative to VSS VIN 1 +3.6 V
Voltage on VDD supply relative to VSS VDD 1 +3.6 V
Voltage on VDDQ supply relative to VSS VDDQ 1 +3.6 V
Operating Temperature (Ambient) TA 0 +70 °C
Storage Temperature (Plastic) TSTG 55 +150 °C
Power Dissipation PD 1.5 W
Short Circuit Output Current IOUT 50 mA

Attention: Permanent damage to the device may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only, and functional operation should be restricted to recommended operation conditions. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability and exceeding only one of the values may cause irreversible damage to the integrated circuit.




Description

The 128 Mbit Double Data Rate SDRAM HYB25D128 is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

The 128 Mbit Double Data Rate SDRAM HYB25D128 uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single read or write access for the 128 Mbit Double Data Rate SDRAM HYB25D128 effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 128 Mbit Double Data Rate SDRAM HYB25D128 operates from a differential clock (CK and CK; the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM HYB25D128 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Static Control, ESD, Clean Room Products
Transformers
Connectors, Interconnects
Prototyping Products
DE1
Integrated Circuits (ICs)
View more