Position: Home  > All Categories> Integrated Circuits (ICs) > HYB18T512AF

HYB18T512AF

Features: • 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18) compatible I/O• DRAM organisations with 4, 8 and 16 data in/outputs• Double Data Rate architecture: two data transfers per clock cycle, four internal banks for concurrent operation• CAS Latency: 3, 4 and 5•...

product image

HYB18T512AF Picture
See larger image
SeekIC No. : 004368710 Detail

HYB18T512AF: Features: • 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18) compatible I/O• DRAM organisations with 4, 8 and 16 data in/outputs• Double Data Rate architecture: two data transfer...

HYB18T512AF Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
HYB18T512AF
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/2/15

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18) compatible I/O
• DRAM organisations with 4, 8 and 16 data in/outputs
• Double Data Rate architecture: two data transfers per clock cycle, four internal banks for concurrent operation
• CAS Latency: 3, 4 and 5
• Burst Length: 4 and 8
• Differential clock inputs (CK and CK)
• Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
• DLL aligns DQ and DQS transitions with clock
•DQS can be disabled for single-ended data strobe operation
• Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
• Data masks (DM) for write data
• Posted CAS by programmable additive latency for better command and data bus efficiency
• Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
• Auto-Precharge operation for read and write bursts
• Auto-Refresh, Self-Refresh and power saving Power-Down modes
• Average Refresh Period 7.8 µs at a TCASE lower than 85 °C, 3.9 µs between 85 °C and 95 °C
• Normal and Weak Strength Data-Output Drivers
• 1K page size for ×4 & ×8, 2K page size for ×16
• Packages:
     P-TFBGA-60-6 for ×4 & ×8 component
     P-TFBGA-84-1 for ×16 components


Specifications

 
Symbol
Parameter
Rating
Units
Notes
VDD
Voltage on VDD pin relative to VSS
-1.0 to +2.3
V
1)
VDDQ
Voltage on VDDQ pin relative to VSS
-0.5 to +2.3
V
1)
VDDL
Voltage on VDDL pin relative to VSS
-0.5 to +2.3
V
1)
VIN, VOUT
Voltage on any pin relative to VSS
-0.5 to +2.3
V
1)
TSTG
Storage Temperature
-55 to +100
1)



Description

    The 512-Mb DDR2 DRAM HYB18T512AF is a high-speed Double-Data-Rate-2 CMOS Synchronous DRAM device containing 536,870,912 bits and internally configured as a quad-bank DRAM. The 512-Mb device is organized as either 32 Mbit × 4 I/O × 4 bank, 16 Mbit ×8I/O × 4bank or 8Mbit × 16 I/O × 4 bank chip. These synchronous devices achieve high speed tra-nsfer rates starting at 400 Mb/sec/pin for general applications.  




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Computers, Office - Components, Accessories
DS-4008HCI
LB104V03(A1)
Memory Cards, Modules
WT32
VTL5C7
Hardware, Fasteners, Accessories
MF-A02
LMS700KF07
LED Products
LM24P20
KCG057QV1DB-G770
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
View more