Features: Power Supply Voltage : VDD = 2.5V, VDDQ = 2.5V LVCMOS compatible I/O Interface Low Voltage interface to reduce I/O power Low Power Features - PASR(Partial Array Self Refresh) - AUTO TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength) - Deep Power Down Mode Programmable CAS...
HY5W6B6DLF(P)-xE: Features: Power Supply Voltage : VDD = 2.5V, VDDQ = 2.5V LVCMOS compatible I/O Interface Low Voltage interface to reduce I/O power Low Power Features - PASR(Partial Array Self Refresh) - AUTO TCSR ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter | Symbol | Rating | Unit |
Ambient Temperature | TA | -25 ~ 85 | oC |
Storage Temperature | TSTG | -55 ~ 125 | oC |
Voltage on Any Pin relative to VSS | VIN, VOUT | -1.0 ~ 3.6 | V |
Voltage on VDD relative to VSS | VDD | -1.0 ~ 3.6 | V |
Voltage on VDDQ relative to VSS | VDDQ | -1.0 ~ 3.6 | V |
Short Circuit Output Current | IOS | 50 | mA |
Power Dissipation | PD | 1 | W |
Soldering Temperature . Time | TSOLDER | 260 . 10 | oC . Sec |
The Hynix Low Power SDRAM HY5W6B6DLF(P)-xE is suited for non-PC application which use the batteries such as PDAs, 2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld PCs.
The Hynix HY5W6B6DLF(P)-xE is a 67,108,864bit CMOS Synchronous Dynamic Random Access Memory. It is organized as 4banks of 1,048,576x16.
The Low Power SDRAM HY5W6B6DLF(P)-xE provides for programmable options including CAS latency of 1, 2 or 3, READ or WRITE burst length of 1, 2, 4, 8, or full page, and the burst count sequence(sequential or interleave). And the Low Power SDRAM also provides for special programmable options including Partial Array Self Refresh of a quarter bank, a half bank, 1bank, 2banks, or all banks.
The Hynix HY5W6B6DLF(P)-xE has the special Low Power function of Auto TCSR(Temperature Compensated Self Refresh) to reduce self refresh current consumption. Since an internal temperature sensor is implanted, it enables to automatically adjust refresh rate according to temperature without external EMRS command. A burst of Read or Write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst Read or Write command on any cycle(This pipelined design is not restricted by a 2N rule).
Deep Power Down Mode is a additional operating mode for Low Power SDRAM HY5W6B6DLF(P)-xE. This mode can achieve maximum power reduction by removing power to the memory array within each SDRAM. By using this feature, the system can cut off alomost all DRAM power without adding the cost of a power switch and giving up mother-board power-line layout flexibility.