Features: • Single 3.3±0.3V power supply• All device pins are compatible with LVTTL interface• JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch• All inputs and outputs referenced to positive edge of system clock• Data mask function by UDQM, LDQM• Inte...
HY57V561620HT: Features: • Single 3.3±0.3V power supply• All device pins are compatible with LVTTL interface• JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch• All inputs and out...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Single 3.3±0.3V power supply• All device pins are compatible with LVTTL in...
Features: • Single 3.0V to 3.6V power supply• All device pins are compatible with LVTT...
Features: • Single 3.0V to 3.6V power supplyNote1)• All device pins are compatible wit...
Parameter |
Symbol |
Rating |
Unit |
Ambient Temperature |
TA |
0 ~ 70 |
°C |
Storage Temperature |
TSTG |
-55 ~ 125 |
°C |
Voltage on Any Pin relative to VSS |
VIN, VOUT |
-1.0 ~ 4.6 |
V |
Voltage on VDD relative to VSS |
VDD, VDDQ |
-1.0 ~ 4.6 |
V |
Short Circuit Output Current |
IOS |
50 |
mA |
Power Dissipation |
PD |
1 |
W |
Soldering Temperature ⋅ Time |
TSOLDER |
260 ⋅ 10 |
°C ⋅ Sec |
The HY57V561620HT is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V561620HT is organized as 4banks of 4,194,304x16.
HY57V561620HT is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
HY57V561620HT Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)