Features: Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface 54 Pin TSOPII (Lead or Lead Free Package) All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM, LDQM Internal four banks operation Auto refresh and self ...
HY57V281620E: Features: Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface 54 Pin TSOPII (Lead or Lead Free Package) All inputs and outputs referenced to positive edge of ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Single 3.3±0.3V power supply• All device pins are compatible with LVTTL in...
Features: • Single 3.0V to 3.6V power supply• All device pins are compatible with LVTT...
Features: • Single 3.0V to 3.6V power supplyNote1)• All device pins are compatible wit...
Voltage: VDD, VDDQ 3.3V supply voltage
All device pins are compatible with LVTTL interface
54 Pin TSOPII (Lead or Lead Free Package)
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM, LDQM
Internal four banks operation
Auto refresh and self refresh
4096 Refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CSA Latency; 2, 3 Clocks
Burst Read Single Write operation
Parameter | Symbol | Rating | Unit |
Ambient Temperature | TA | 0 ~ 70 | °C |
Storage Temperature | TSTG | -55 ~ 125 | °C |
Voltage on Any Pin relative to VSS | VIN, VOUT | -1.0 ~ 4.6 | V |
Voltage on VDD relative to VSS | VDD ,ADDQ | -1.0 ~ 4.6 | V |
Short Circuit Output Current | IOS | 50 | mA |
Power Dissipation | PD | 1 | W |
Soldering Temperature`Time | TSOLDER | 260 / 10 | / Sec |
The Hynix HY57V281620E(L)T(P) series is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O and high bandwidth. The series is organized as 4banks of 2,097,152 x 16.
HY57V281620E(L)T(P) is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
HY57V281620E Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(se- quential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not re- stricted by a '2N' rule)