Features: · Processed with HVCMOS® technology· 32 push-pull CMOS output up to 60V· Low power level shifting· Source/sink current minimum 5mA· Shift register speed 5MHz· Latched data outputs· Bidirectional shift register (DIR)· Backplane outputSpecificationsSupply voltage, VDD........ 2 -0.5V t...
HV6506: Features: · Processed with HVCMOS® technology· 32 push-pull CMOS output up to 60V· Low power level shifting· Source/sink current minimum 5mA· Shift register speed 5MHz· Latched data outputs· Bid...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The HV6506 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver circuit for LCD displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities. The inputs are fully CMOS compatible.
The device HV6506 consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity select of the outputs. HVout1 is connected to the first stage of the shift register through the polarity logic. Data is shifted through the shift register on the logic low to high transition of the clock. A DIR pin causes data shifting counterclockwise when grounded and clockwise when connected to VDD. A data output buffer is provided for cascading devices.
HV6506 output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable) or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored after LE transition from high to low.