Features: ·ARINC specification 429 compatible·Direct receiver and transmitter interface to·ARINC bus in a single device.·16-Bit parallel data bus.·Timing control 10 times the data rate·Selectable data clocks·Receiver error rejection per ARINC·specification 429·Automatic transmitter data timing·Sel...
HI-8581: Features: ·ARINC specification 429 compatible·Direct receiver and transmitter interface to·ARINC bus in a single device.·16-Bit parallel data bus.·Timing control 10 times the data rate·Selectable da...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
DescriptionHI-8010J-85 is a 32 segment high voltage display driver constructed of MOS P Channel an...
Supply Voltages Vcc.........................-0.3V to +7V
Supply Voltages V+............................+13.0V
Supply Voltages V-............................ -13.0V
Voltage at pins ARINC inputs....................-29V to +29V
Voltage at any other pin................... -0.3V to Vcc +0.3V
Power Dissipation at 25 Plastic PLCC/PQFP.....1.5 W, derate 10mW/ °C
Power Dissipation at 25 Ceramic J-LEAD CERQUAD..1.0 W, derate 7mW/°C
DC Current Drain per pin.........................±10mA
Storage Temperature Range:.................65°C to +150°C
Operating Temperature Range: (Industrial)..........-40°C to +85°C
Operating Temperature Range: (Military)......... .-55°C to +125°C
The HI-8581 device fromHolt Integrated Circuits is a silicon gate CMOS device for interfacing a 16-bit parallel data bus directly to the ARINC 429 serial bus. The HI-8581 provides two receivers, an independent transmitter and line driver capability in a single package. The receiver input circuitry and logic are designed to meet the ARINC 429 specifications for loading, level detection, timing, and protocol. The transmitter section provides the ARINC 429 communicationprotocol andthe linedriver circuits provide theARINC429 output levels.
The HI-8581 16-bit parallel data bus exchanges the 32-bit ARINC data word in two steps when either loading the transmitter or interrogating the receivers. The data bus interfaces with CMOSandTTL. Timing of all the circuitry begins with the master clock input, CLK. For ARINC 429 applications, the master clock frequency is1MHz.
Each independent receiver monitors the data streamwith a sampling rate 10 times the data rate. The sampling rate is software selectable at either 1MHz or 125KHz. The results of a parity check are available as the 32nd ARINCbit. The HI-8581 examines the null and data timings and will reject erroneous patterns. For example, with a 125 KHz clock selection, the data frequency must be between 10.4 KHz and15.6KHz.
The HI-8581 transmitter has a First In, First Out (FIFO) memory to store8ARINCwords for transmission. Thedatarateof the transmitter is software selectable by dividing the master clock, CLK, by either 10 or 80. The master clock is used to set thetimingof theARINCtransmissionwithintherequired resolution.