HEF40193B

ApplicationSome examples of applications for the HEF40193B are:· Up/down difference counting· Multistage ripple counting· Multistage synchronous countingPinoutDescriptionThe HEF40193B is a 4-bit synchronous up/down binary counter. The counter has a count-up clock input (CPU), a count-down clock in...

product image

HEF40193B Picture
SeekIC No. : 004361333 Detail

HEF40193B: ApplicationSome examples of applications for the HEF40193B are:· Up/down difference counting· Multistage ripple counting· Multistage synchronous countingPinoutDescriptionThe HEF40193B is a 4-bit syn...

floor Price/Ceiling Price

Part Number:
HEF40193B
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/12

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Application

Some examples of applications for the HEF40193B are:
· Up/down difference counting
· Multistage ripple counting
· Multistage synchronous counting



Pinout

  Connection Diagram


Description

The HEF40193B is a 4-bit synchronous up/down binary counter. The counter has a count-up clock input (CPU), a count-down clock input (CPD), an asynchronous parallel load input (PL), four parallel data inputs (P0 to P3), an asynchronous master reset input (MR), four counter outputs (O0 to O3), an active LOW terminal count-up (carry) output (TCU) and an active LOW terminal count-down (borrow) output (TCD).

The HEF40193B counter outputs change state on the LOW to HIGH transition of either clock input. However, for correct counting, both clock inputs cannot be LOW simultaneously. The outputs TCU and TCD are normally HIGH. When the circuit has reached the maximum count state of '15', the next HIGH to LOW transition of CPU will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again. Likewise, output TCD will go LOW when the circuit is in the zero state and CPD goes LOW. When PL is LOW, the information on P0 to P3 is asynchronously loaded into the counter. A HIGH on MR resets the counter independent of all other input conditions. The HEF40193B counter stages are of a static toggle type flip-flop.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Crystals and Oscillators
Batteries, Chargers, Holders
Potentiometers, Variable Resistors
Connectors, Interconnects
View more