Position: Home  > All Categories> Integrated Circuits (ICs) > HCTS112DMSR_1088027

HCTS112DMSR_1088027

Features: • 3 Micron Radiation Hardened SOS CMOS• Total Dose 200K RAD (Si)• SEP Effective LET No Upsets: >100 MEV-cm2/mg• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ)• Dose Rate Survivability: >1 x 1012 RAD (Si)/s• Dose Rate Upset &...

product image

HCTS112DMSR_1088027 Picture
See larger image
SeekIC No. : 004359922 Detail

HCTS112DMSR_1088027: Features: • 3 Micron Radiation Hardened SOS CMOS• Total Dose 200K RAD (Si)• SEP Effective LET No Upsets: >100 MEV-cm2/mg• Single Event Upset (SEU) Immunity < 2 x 10-9 E...

HCTS112DMSR_1088027 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
HCTS112DMSR_1088027
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Cosmic Ray Upset Rate 2 x 10-9 Errors/Bit Day (Typ)
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55 to +125
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii 5µA at VOL, VOH


Pinout

Connection Diagram Connection Diagram


Specifications

Supply Voltage (VCC). . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7.0V
Input Voltage Range, All Inputs  . . . . . . . . . . . .-0.5V to VCC +0.5V
DC Input Current, Any One Input  . . . . . . . . . . . . . . . . . . . .±10mA
DC Drain Current, Any One Output. . . . . . . . . . . . . . . . . . . .±25mA
(All Voltage Reference to the VSS Terminal)
Storage Temperature Range (TSTG) . . . . . . . . . . . -65  to +150
Lead Temperature (Soldering 10sec) . . . . . . . . . . . . . . . . .  +265
Junction Temperature (TJ) . . . . . . . . . . . . . . . . . . . . . . . . . . +175
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1


Description

The Intersil HCTS112MS is a Radiation Hardened dual JK ip-flop with set and reset. The flip-flop changes states with he negative transition of the clock (CP1N or CP2N).

The HCTS112MS utilizes advanced CMOS/SOS technology o achieve high-speed operation. This device is a member of adiation hardened, high-speed, CMOS/SOS Logic Family. he HCTS112MS is supplied in a 16 lead Ceramic flatpack K suffix) or a SBDIP Package (D suffix).




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Undefined Category
VI-B63-IU
X27 589
Optical Inspection Equipment
AA924
A21K4B
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Cables, Wires
821-0814-a
415-0100-150
Cable Assemblies
CS1W-CN114
XW2Z-500T
Transformers
TM-09210
BV222-1-00992
View more