HCPMEM-512

Features: - VTTL compatible inputs and outputs- 10 bit Column addressing- Single 3.3V +/- .3 power supply- Buffered Address and Control lines- Mezzanine stackingAccess time: 60 ns (max)- Power dissipation* Active: 7.5 W (max)* Standby : 400 mW (max) (CMOS interface)- EDO page mode capability- CAS-...

product image

HCPMEM-512 Picture
SeekIC No. : 004359799 Detail

HCPMEM-512: Features: - VTTL compatible inputs and outputs- 10 bit Column addressing- Single 3.3V +/- .3 power supply- Buffered Address and Control lines- Mezzanine stackingAccess time: 60 ns (max)- Power dissi...

floor Price/Ceiling Price

Part Number:
HCPMEM-512
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/6/5

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

- VTTL compatible inputs and outputs
- 10 bit Column addressing
- Single 3.3V +/- .3 power supply
- Buffered Address and Control lines
- Mezzanine stackingAccess time: 60 ns (max)
- Power dissipation
* Active: 7.5 W (max)
* Standby : 400 mW (max) (CMOS interface)
- EDO page mode capability
- CAS-before-RAS refreshRefresh cycles
- FR4-PCB design
- Application : Sun Microsystem CP 1400/1500
• The used device is HM5113165F-6



Description

The HCPMEM-512 is a 32M x 144 bit Dynamic RAM high-density module, organized with four banks of 8M x 144 bits.

The HCPMEM-512 consists of thirty six 8M x 16, 4K refresh DRAMs in TSOPII packages, five 16 bit buffer/drivers and one PLD. The PLD controls the WRITE Enable and Output Enable signals to the DRAMS. Connectors on each side of the module allow two memories to mated together.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Isolators
Sensors, Transducers
Connectors, Interconnects
Inductors, Coils, Chokes
Motors, Solenoids, Driver Boards/Modules
View more