HB54R1G9F2-A75B

The HB54R1G9F2 is a 128M × 7 2 × 2 bank Double Data Rate (DDR) SDRAM Module, mounted 36 pieces of 256Mbits DDR SDRAM (HM5425401BTB) sealed in TCP package, 1 piece of PLL clock driver, 2 pieces of register driver and 1 piece of serial EEPROM (2k bits EEPROM) for Presence Detect (PD). Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2-bit prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. An outline of HB54R1G9F2 is 184-pin socket type package (dual lead out). Therefore, it makes high density mounting possible without surface mount technology. HB54R1G9F2 provides common data inputs and outputs. Decoupling capacitors are mounted beside each TCP on the module board.

Note of HB54R1G9F2: Do not push the cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.