Position: Home  > All Categories> Integrated Circuits (ICs) > GS840H32A

GS840H32A

Features: •FT pin for user-configurable flow through or pipelined operation• Single Cycle Deselect (SCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply•LBO pin for Linear or Interleaved Burst mode• Internal input resistors on mode pins all...

product image

GS840H32A Picture
See larger image
SeekIC No. : 004356065 Detail

GS840H32A: Features: •FT pin for user-configurable flow through or pipelined operation• Single Cycle Deselect (SCD) operation• 3.3 V +10%/5% core power supply• 2.5 V or 3.3 V I/O supply...

GS840H32A Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
GS840H32A
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• FT pin for user-configurable flow through or pipelined operation
• Single Cycle Deselect (SCD) operation
• 3.3 V +10%/5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipelined mode
• Byte Write (BW) and/or Global Write (GW) operation
• Common data inputs and data outputs
• Clock control, registered, address, data, and control
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC standard 100-lead TQFP or 119-Bump BGA package
• Pb-Free 100-lead TQFP package available


Application

The GS840H18/32/36A is a 4,718,592-bit (4,194,304-bit for x32 version) high performance synchronous SRAM with a 2- bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications ranging from DSP main store to networking chip set support. The GS840H18/32/36A is available in a JEDEC standard 100-lead TQFP or 119-Bump BGA package.


Pinout

Connection Diagram




Specifications

Symbol Description Value Unit
VDD Voltage on VDD Pins 0.5 to 4.6 V
VDDQ Voltage in VDDQPins 0.5 to 4.6 V
VI/O Voltage on I/O Pins 0.5 to VDDQ+0.5 ( 4.6 V max.) V
VIN Voltage on Other Input Pins 0.5 to VDD +0.5 ( 4.6 V max.) V
IIN Input Current on Any Pin +/20 mA
IOUT Output Current on Any I/O Pin +/20 mA
PD Package Power Dissipation 1.5 W
TSTG Storage Temperature 55 to 125
TBIAS Temperature Under Bias 55 to 125
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Tools
TCP202
G084SN05 V.3
Computers, Office - Components, Accessories
DS-4008HCI
LB104V03(A1)
Transformers
TM-09210
BV222-1-00992
Undefined Category
VI-B63-IU
X27 589
Soldering, Desoldering, Rework Products
TGK-900M-B
TGK-900M-1.6D
Kits
IT243
UVSC-110-4E1
View more