DescriptionFeatures of the EP1810LI-45 are:(1)complete device family with logic densities of 300 to 900 usable gates;(2)device erasure and reprogramming with non-volatile EPROM configuration elements;(3)fast pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz;(4)24 t...
EP1810LI-45: DescriptionFeatures of the EP1810LI-45 are:(1)complete device family with logic densities of 300 to 900 usable gates;(2)device erasure and reprogramming with non-volatile EPROM configuration element...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
DescriptionThe EP1800ILC-90 classic device supports 100% TTL emulation and can easily integrate mu...
DescriptionThe EP1800ILI-90 classic device supports 100% TTL emulation and can easily integrate mu...
DescriptionThe EP1800JC-2 classic device supports 100% TTL emulation and can easily integrate mult...
Features of the EP1810LI-45 are:(1)complete device family with logic densities of 300 to 900 usable gates;(2)device erasure and reprogramming with non-volatile EPROM configuration elements;(3)fast pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz;(4)24 to 68 pins available in dual in-line package (DIP), plastic J-lead chip carrier (PLCC), pin-grid array (PGA), and small-outline integrated circuit (SOIC) packages;(5)programmable security bit for protection of proprietary designs;(6)100% generically tested to provide 100% programming yield;(7)programmable registers providing D, T, JK, and SR flipflops with individual clear and clock controls;(8)software design support featuring the Altera® MAX+PLUS®II development system on Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, IBM RISC System/6000 workstations, and third-party development systems;(9)programming support with Altera's master programming unit(MPU); programming hardware from Data I/O, BP Microsystems,and other third-party programming vendors;(10)additional design entry and simulation support provided by EDIF,library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as cadence, exemplar logic, mentor graphics, OrCAD, synopsys,synplicity, and VeriBest.
The absolute maximum ratings of the EP1810LI-45 can be summarized as:(1):the symbol is Vcc,the parameter is supply voltage,the conditions is with respect to ground,the Min is -2.0(-0.5),the Max is 7.0,the unit is V;(2):the symbol is VI,the parameter is DC input voltage,the conditions is with respect to ground,the Min is -2.0(-0.5),the Max is 7.0,the unit is V;(3):the symbol is IMAX,the parameter is DC VCC or ground current,the Min is -300(-400),the Max is 300(400),the unit is mA;(4):the symbol is IOUT,the parameter is DC output current, per pin,the Min is -25,the Max is 25,the unit is mA;(5):the symbol is TSTG,the parameter is storage temperature,the Min is -65,the Max is 150,the unit is ;(6):the symbol is TAMB,the parameter is ambient temperature,the Min is -65,the Max is 135,the unit is ;(7):the symbol is TJ,the parameter is junction temperature,the conditions is ceramic packages, under bias,the Max is 150,the unit is ;(8):the symbol is TJ,the parameter is junction temperature,the conditions is plastic packages, under bias, under bias,the Max is 135,the unit is .