Features: · 4x128Kx64 Synchronous· Access Speed(s): TKHQV = 9.5, 10, 11, 12, 15ns· Flow-Through Architecture· Clock Controlled Registered Bank Enables (E1#, E2#, E3#, E4#)· Clock Controlled Registered Address· Clock Controlled Registered Global Write (GW#)· Aysnchronous Output Enable (G#)· ...
EDI2GG464128V: Features: · 4x128Kx64 Synchronous· Access Speed(s): TKHQV = 9.5, 10, 11, 12, 15ns· Flow-Through Architecture· Clock Controlled Registered Bank Enables (E1#, E2#, E3#, E4#)· Clock Controlled Reg...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Voltage on Vcc Relative to Vss | -0.5V to +4.6V |
VIN | -0.5V to Vcc +0.5V |
Storage Temperature | -55°C to +125°C |
Operating Temperature (Commercial) | 0°C to +70°C |
Operating Temperature (Industrial) | -40°C to +85°C |
Short Circuit Output Current | 20 mA |
The EDI2KG64128VxxD is a Synchronous SRAM, 60 position Card Edge DIMM (120 contacts) Module, or ga nized as 4x128Kx64. The Module con tains eight (8) Syn chro nous Burst Ram Devices, packaged in the in dus try standard JEDEC 14mmx20mm TQFP placed on a Mul ti lay er FR4 Sub strate. The module architecture is defi ned as a Synchronous Only, Flow-Through, Early Write Device. This module provides High Performance, Ultra Fast access times at a cost per bit benefi t over BiCMOS Asynchronous SRAM based devices. As well as improved cost per bit, the use of Synchronous or Synchronous Burst devices or modules can ease the memory subsystem design by reducing or easing the memory controller requirement.
EDI2KG64128VxxD Synchronous operations are in relation to an externally supplied clock, Registered Address, Registered Global Write, Registered Enables as well as an Asynchronous Output enable. All read and write operations to this module are performed on Quad Words (64 bit op er a tions).
Write cycles are internally self timed and are initiated by a rising clock edge. This feature relieves the designer the task of developing external write pulse width cir cuit ry.