Position: Home  > All Categories> Integrated Circuits (ICs) > EDE2508ABSE

EDE2508ABSE

Features: Power supply: VDD, VDDQ = 1.8V ± 0.1V Double-data-rate architecture: two data transfers per clock cycle Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver DQS is edge aligned with data for READs: center-...

product image

EDE2508ABSE Picture
See larger image
SeekIC No. : 004333800 Detail

EDE2508ABSE: Features: Power supply: VDD, VDDQ = 1.8V ± 0.1V Double-data-rate architecture: two data transfers per clock cycle Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with...

EDE2508ABSE Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
EDE2508ABSE
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/12

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Power supply:  VDD, VDDQ = 1.8V ± 0.1V
Double-data-rate architecture: two data transfers per clock cycle
Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver
DQS is edge aligned with data for READs: center-aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge: data and data mask referenced to both edges of DQS 
Four internal banks for concurrent operation
Data mask (DM) for write data
Burst lengths: 4, 8
/CAS Latency (CL): 4, 5
Auto precharge operation for each burst access
Auto refresh and self refresh modes
Average refresh period
   -7.8s at 0°C TC +85°C
   -3.9s at +85°C < TC +95°C
SSTL_18 compatible I/O
Posted CAS by programmable additive latency for better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-Termination for better signal quality
Programmable RDQS, /RDQS output for making * 8 organization compatible to * 4 organization
/DQS, (/RDQS) can be disabled for single-ended Data Strobe operation.
FBGA (BGA) package with lead free solder  (Sn-Ag-Cu) 
 


Pinout

Connection Diagram


Specifications

Parameter Symbol Rating Unit Note
Power supply voltage VDD -1.0 to +2.3 V 1
Power supply voltage for output VDDQ -0.5 to +2.3 V 1
Input voltage VIN -0.5 to +2.3 V 1
Output voltage VOUT -0.5 to +2.3 V 1
Storage temperature Tstg -55 to +100 °C 1.2
Power dissipation PD 1.0 W 1
Short circuit output current IOUT 50 mA 1



Description

The EDE2508ABSE is a 256M bits DDR2 SDRAM organized as 8,388,608 words * 8 bits * 4 banks.   It is packaged in 60-ball FBGA (BGA(R) ) package. The EDE2516ABSE is a 256M bits DDR2 SDRAM organized as 4,194,304 words * 16 bits * 4 banks.   It is packaged in 84-ball FBGA (BGA) package.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Test Equipment
TOP853
TOP2005
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
Soldering, Desoldering, Rework Products
TGK-900M-B
TGK-900M-1.6D
Switches
US32DMRJ
HBGQ22P-11ET
Memory Cards, Modules
WT32
VTL5C7
Integrated Circuits (ICs)
TA8435H
1MB12-140
View more