Position: Home  > All Categories> Integrated Circuits (ICs) > EDE1104AASE

EDE1104AASE

Features: Power supply: VDD, VDDQ = 1.8V ± 0.1V Double-data-rate architecture: two data transfers per clock cycle Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver DQS is edge aligned with data for READs: center-...

product image

EDE1104AASE Picture
See larger image
SeekIC No. : 004333788 Detail

EDE1104AASE: Features: Power supply: VDD, VDDQ = 1.8V ± 0.1V Double-data-rate architecture: two data transfers per clock cycle Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with...

EDE1104AASE Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
EDE1104AASE
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Power supply:  VDD, VDDQ = 1.8V ± 0.1V
Double-data-rate architecture: two data transfers per clock cycle
Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver
DQS is edge aligned with data for READs: center-aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge: data and data mask referenced to both edges of DQS 
8 internal banks for concurrent operation
Data mask (DM) for write data
Burst lengths: 4, 8
/CAS Latency (CL): 3, 4, 5
Auto precharge operation for each burst access
Auto refresh and self refresh modes
Average refresh period
   -7.8s at 0°C TC +85°C
   -3.9s at +85°C < TC +95°C
SSTL_18 compatible I/O
Posted CAS by programmable additive latency for better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-Termination for better signal quality
Programmable RDQS, /RDQS output for making * 8 organization compatible to * 4 organization
/DQS, (/RDQS) can be disabled for single-ended Data Strobe operation.
FBGA (BGA) package with lead free solder  (Sn-Ag-Cu) 
 


Pinout

Connection Diagram


Specifications

Parameter Symbol Rating Unit Note
Power supply voltage VDD -1.0 to +2.3 V 1
Power supply voltage for output VDDQ -0.5 to +2.3 V 1
Input voltage VIN -0.5 to +2.3 V 1
Output voltage VOUT -0.5 to +2.3 V 1
Storage temperature Tstg -55 to +100 °C 1.2
Power dissipation PD 1.0 W 1
Short circuit output current IOUT 50 °C 1



Description

The EDE1104AASE is a 1G bits DDR2 SDRAM organized as 33,554,432 words * 4 bits * 8 banks.   The EDE1108AASE is a 1G bits DDR2 SDRAM organized as 16,777,216 words * 8 bits * 8 banks.  They are packaged in 68-ball FBGA (BGA(R) ) package.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Integrated Circuits (ICs)
TA8435H
1MB12-140
Test Equipment
TOP853
TOP2005
Tools
TCP202
G084SN05 V.3
Programmers, Development Systems
ARDUINO IIC/I2C 液晶模块
JTAG-SMT2
Computers, Office - Components, Accessories
DS-4008HCI
LB104V03(A1)
Cable Assemblies
CS1W-CN114
XW2Z-500T
View more