Features: • 60 Million Instructions Per Second (MIPS) with a 60 MHz clock at 2.7 V• Fully pipelined 16 ´ 16-bit parallel Multiplier-Accumulator (MAC)• 40-bit parallel barrel shifter• Highly parallel instruction set with unique DSP addressing modes• Code compatib...
DSP56602: Features: • 60 Million Instructions Per Second (MIPS) with a 60 MHz clock at 2.7 V• Fully pipelined 16 ´ 16-bit parallel Multiplier-Accumulator (MAC)• 40-bit parallel barrel ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The DSP56600 core is based on the DSP56300 core, with a number of power-saving, performance-enhancing, and cost-reducing features implemented. With its seven-stage instruction pipeline, the DSP56600 core is capable of executing an instruction on every clock cycle. A standard interface between the DSP56600 core and the on-chip memory and peripherals supports many memory and peripheral configurations. Complete details of the DSP56600 core are provided in the DSP56600 Family Manual (DSP56600FM/AD).