Features: • Digital Signal Processing Core Up to 30 Million Instructions Per Second (MIPS) at 60 MHz with 33.3 ns instruction cycle Single-cycle 16´ 16-bit parallel Multiply-Accumulate 2´ 40-bit accumulators with extension byte Fractional and integer arithmetic with support for m...
DSP56167: Features: • Digital Signal Processing Core Up to 30 Million Instructions Per Second (MIPS) at 60 MHz with 33.3 ns instruction cycle Single-cycle 16´ 16-bit parallel Multiply-Accumulate 2...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Rating | Symbol | Value | Unit |
Supply Voltage | VDD | 0.3 to +7.0 | V |
All Input Voltages | VIN | (VSS 0.5) to (VDD + 0.5) | V |
Current Drain per Pin excluding VDD and VSS | I | 10 | mA |
Storage Temperature | Tstg | 55 to +150 | °C |
The general-purpose, programmable DSP56167 is an enhanced version of the DSP56166 with added features. Designed primarily for speech coding and digital communications, the DSP56167 has a built-inSD codec and Phase Lock Loop (PLL). This MPU-style DSP also contains memories and digital peripherals that provide a cost effective, high performance solution to many DSP applications. On-Chip Emulation (OnCEä) circuitry provides convenient and inexpensive debug facilities normally available only through expensive external hardware. This RAM-based DSP contains a 2 K´ 16 Program RAM and a 4 K´ 16 data RAM. The Central Processing Unit (CPU) consists of three execution units operating in parallel allowing up to six operations to occur in an instruction cycle. This parallelism greatly increases the effective processing speed of the DSP56167. The MPU-style programming model and instruction set allow straightforward generation of efficient, compact code. The DSP56167 is a member of Motorola's DSP56100 family of 16-bit Digital Signal Processors (DSPs).