DSP56012

Features: • Efficient, object-code compatible, 24-bit DSP56000 family DSP engine• 47.5 million instructions per second (MIPS) with 21.05 ns instruction cycle at 95 MHz• Highly parallel instruction set with unique DSP addressing modes• Two 56-bit accumulators including exten...

product image

DSP56012 Picture
SeekIC No. : 004329615 Detail

DSP56012: Features: • Efficient, object-code compatible, 24-bit DSP56000 family DSP engine• 47.5 million instructions per second (MIPS) with 21.05 ns instruction cycle at 95 MHz• Highly para...

floor Price/Ceiling Price

Part Number:
DSP56012
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Efficient, object-code compatible, 24-bit DSP56000 family DSP engine
• 47.5 million instructions per second (MIPS) with 21.05 ns instruction cycle at 95 MHz
• Highly parallel instruction set with unique DSP addressing modes
• Two 56-bit accumulators including extension byte
• Parallel 24×24-bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
• Double precision 48×48-bit multiply with 96-bit result in 6 instruction cycles
• 56-bit addition/subtraction in 1 instruction cycle
• Fractional and integer arithmetic with support for multi-precision arithmetic
• Hardware support for block-floating point fast fourier transforms (FFT)
• Hardware nested DO loops
• Zero-overhead fast interrupts (2 instruction cycles)
• PLL-based clocking with a wide range of frequency multiplications (1 to 4096) and power
   saving clock divider (2i: i = 0 to 15), which reduces clock noise
• Four 24-bit internal data buses and three 16-bit internal address buses for simultaneous
   accesses to one program and two data memories



Application

• Minimize the number of pins that are switching.
• Minimize the capacitive load on the pins.
• Connect the unused inputs to pull-up or pull-down resistors.
• Disable unused peripherals.
• Disable unused pin activity.



Specifications

Rating 1
Symbol
Value 1, 2
Unit
Supply Voltage
VCC
- 0.3 to +7.0
V
All input voltages
VIN
GND - 0.5 to V CC + 0.5
V
Current drain per pin excluding V CC and GND
I
10
mA
Operating temperature range
TJ
0 to +90
Storage temperature
TSTG
- 55 to +125

1. GND = 0 V, VCC= 5.0 V ±5%, TJ = 0°C to +90°C, CL = 50 pF + 2 TTL Loads
2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.




Description

Table 2-2 lists the documents that provide a complete description of the DSP56012 and are required to design properly with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Integrated Circuits (ICs)
Motors, Solenoids, Driver Boards/Modules
LED Products
Tapes, Adhesives
803
Potentiometers, Variable Resistors
View more