DS90CR284

Features:

·66 MHz clock support
·Up to 231 Mbytes/s bandwidth
·Low power CMOS design (< 610 mW)
·Power Down mode (< 0.5 mW total)
·Up to 1.848 Gbit/s data throughput
·Narrow bus reduces cable size and cost
·290 mV swing LVDS devices for low EMI
·PLL requires no external components
·Low profile 56-lead TSSOP package
·Rising edge data strobe
·Compatible with TIA/EIA-644 LVDS Standard


Pinout




Specifications

Supply Voltage (V_CC)                                                            −0.3V to +6V
CMOS/TTL Input Voltage                                         −0.3V to (V_CC + 0.3V)
CMOS/TTL Ouput Voltage                                        −0.3V to (V_CC + 0.3V)
LVDS Receiver Input Voltage                                  −0.3V to (V _CC + 0.3V)
LVDS Driver Output Voltage                                     −0.3V to (V_CC + 0.3V)
LVDS Output Short Circuit
Duration Continuous Junction Temperature                                 +150°C
Storage Temperature Range                                       −65°C to +150°C
Lead Temperature (Soldering, 4 sec.)                                          +260°C
Maximum Package Power Dissipation @                                         +25°C
MTD56(TSSOP) Package:
DS90CR283                                                                                      1.63W
DS90CR284                                                                                      1.61W
Package Derating:
DS90CR283                                                     12.5 mW/°C above +25°C
DS90CR284                                                     12.4 mW/°C above +25°C


Description

The DS90CR283 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CR284 receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data. At a transmit clock frequency of 66 MHz, 28 bits of TTL data are transmitted at a rate of 462 Mbps per LVDS data channel. Using a 66 MHz clock, the data throughput is 1.848 Gbit/s (231 Mbytes/s).

The DS90CR284 multiplexing of the data lines provides a substantial cable reduction. Long distance parallel single-ended buses typically require a ground wire per active signal (and have very limited noise rejection capability). Thus, for a 28-bit wide data bus and one clock, up to 58 conductors are required. With the Channel Link chipset as few as 11 conductors (4 data pairs, 1 clock pair and a minimum of one ground) are needed. This provides a 80% reduction in required cable width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cables' smaller form factor.

The DS90CR284 28 CMOS/TTL inputs can support a variety of signal combinations. For example, 7 4-bit nibbles or 3 9-bit (byte + parity) and 1 control.