Position: Home  > All Categories> Integrated Circuits (ICs) > DS90C387

DS90C387

Features: ·Complies with OpenLDI specification for digital display interfaces·32.5 to 112/170MHz clock support for DS90C387, 40 to 112MHz clock support for DS90CF388·Supports SVGA through QXGA panel resolutions·Drives long, low cost cables·Up to 5.38Gbps bandwidth·Pre-emphasis reduces cable loadin...

product image

DS90C387 Picture
See larger image
SeekIC No. : 004329326 Detail

DS90C387: Features: ·Complies with OpenLDI specification for digital display interfaces·32.5 to 112/170MHz clock support for DS90C387, 40 to 112MHz clock support for DS90CF388·Supports SVGA through QXGA panel...

DS90C387 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
DS90C387
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

·Complies with OpenLDI specification for digital display interfaces
·32.5 to 112/170MHz clock support for DS90C387, 40 to 112MHz clock support for DS90CF388
·Supports SVGA through QXGA panel resolutions
·Drives long, low cost cables
·Up to 5.38Gbps bandwidth
·Pre-emphasis reduces cable loading effects
·DC Balance data transmission provided by transmitter reduces ISI distortion
·Cable Deskew of +/−1 LVDS data bit time (up to 80
·MHz Clock Rate) of pair-to-pair skew at receiver inputs;
·intra-pair skew tolerance of 300ps
·Dual pixel architecture supports interface to GUI and
·timing controller; optional single pixel transmitter inputs
·support single pixel GUI interface
·Transmitter rejects cycle-to-cycle jitter
·5V tolerant on data and control input pins
·Programmable transmitter data and control strobe select(rising or falling edge strobe)
·Backward compatible configuration select with FPD-Link
·Optional second LVDS clock for backward compatibility w/ FPD-Link
·Support for two additional user-defined control signals in DC Balanced mode
·Compatible with ANSI/TIA/EIA-644-1995 LVDS Standard




Pinout

Connection Diagram




Specifications

Supply Voltage (VCC) −0.3V to +4V
CMOS/TTL Input Voltage −0.3V to +5.5V
CMOS/TTL Output
Voltage −0.3V to (VCC + 0.3V)
LVDS Receiver Input
Voltage−0.3V to +3.6V
LVDS Driver Output
Voltage −0.3V to +3.6V
LVDS Output Short
Circuit Duration Continuous
Junction Temperature +150°C
Storage Temperature−65°C to +150°C
Lead Temperature
(Soldering, 4 sec.) +260°C
Maximum Package Power Dissipation Capacity @ 25°C
100 TQFP Package:
DS90C387 2.8W
DS90CF388 2.8W
Package Derating:
DS90C38718.2mW/°C above +25°C
DS90CF38818.2mW/°C above +25°C
ESD Rating:
DS90C387
(HBM, 1.5kΩ, 100pF) > 6 kV
(EIAJ, 0Ω, 200pF) > 300 V
DS90CF388
(HBM, 1.5kΩ, 100pF)> 2 kV
(EIAJ, 0Ω, 200pF)> 200 V

Color Depth 24 bpp
Pixel Clock Max 112 MHz
Pixel Clock Min 32.5 MHz
Compression Ratio 48:8
Input Compatibility LVCMOS
Output Compatibility LVDS
Total Throughput 6272 Mbps
Payload/Channel 784 Mbps
Supply Voltage 3.3 Volt
Temperature Min -10 deg C
Temperature Max 70 deg C
DisplayType FPD
Sensing & Imaging Yes
View Using Catalog





Description

The DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data streams. Control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals.

At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672 Megabytes per second). Two other modes are also supported.

24-bit color data (single pixel) DS90C387/DS90CF388 can be clocked into the transmitter at a maximum rate of 170MHz. In this mode, the transmitter provides single-to-dual pixel conversion, and the output LVDS clock rate is 85MHz maximum. The third mode provides inter-operability with FPD-Link devices.

The LDI chipset DS90C387/DS90CF388 is improved over prior generations of FPDLink devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum pixel clock rate is increased to 112 (170) MHz and 8 serialized LVDS outputs are provided.

Cable drive DS90C387/DS90CF388 is enhanced with a user selectable preemphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew of up to +/−1 LVDS data bit time (up to 80 MHz Clock Rate).

These three enhancements DS90C387/DS90CF388 allow cables 5+ meters in length to be driven. This chipset is an ideal means to solve EMI and cable size problems for high-resolution flat panel applications. It provides a reliable interface based on LVDS technology that delivers the bandwidth needed for high-resolution panels while maximizing bit times, and keeping clock rates low to reduce EMI and shielding requirements. For more details, please refer to the "Applications Information" section of this datasheet.






Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.