Features: ·Up to 9.45 Gbit/s data throughput·8 MHz to 135 MHz input clock support·Supports up to QXGA panel resolutions·Supports HDTV panel resolutions and frame rates up to 1920 x 1080p·LVDS 30-bit, 24-bit or 18-bit color data inputs·Supports single pixel and dual pixel interfaces·Supports spread...
DS90C3202: Features: ·Up to 9.45 Gbit/s data throughput·8 MHz to 135 MHz input clock support·Supports up to QXGA panel resolutions·Supports HDTV panel resolutions and frame rates up to 1920 x 1080p·LVDS 30-bit...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (VDD)................−0.3V to +4V
LVCMOS/LVTTL Input
Voltage.................. −0.3V to (VDD + 0.3V)
LVCMOS/LVTTL Output
Voltage ..................−0.3V to (VDD + 0.3V)
LVDS Receiver Input Voltage........−0.3V to (VDD + 0.3V)
Junction Temperature.................. +150°C
Storage Temperature.............−65°C to +150°C
Lead Temperature
(Soldering, 10 sec.) ...................+260°C
Maximum Package Power Dissipation Capacity @ 25°C
128 TQFP Package:..................... 1.4W
Package Derating: ..........25.6mW/°C above +25°C
ESD Rating:
(HBM, 1.5k, 100pF) ....................> 2 kV
(EIAJ, 0, 200pF) .....................> 200 V
The DS90C3202 is a 3.3V single/dual FPD-Link 10-bit color receiver is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel TVs. The DS90C3202 is designed to interface between the digital video processor and the display device using the low-power, low-EMI LVDS (Low Voltage Differential Signaling) interface. The DS90C3202 converts up to ten LVDS data streams back into 70 bits of parallel LVCMOS/LVTTL data. The receiver can be programmed with rising edge or falling edge clock. Optional wo-wire serial programming allows fine tuning in development and production environments. With an input clock at 135 MHz, the maximum transmission rate of each LVDS line is 945 Mbps, for an aggregate throughput rate of 9.45 Gbps (945 Mbytes/s). This allows the dual 10-bit LVDS Receiver to support resolutions up to HDTV.