Features: • High-speed, large scale ASIC produced in short development time: TAT = One third compared with Standard Cell ASICs (target value)• Uses an architecture that simplifies physical design tasks.• Pre-designed common masters with IR-drop free.• Pre-designed test circ...
DS06-10801-4E: Features: • High-speed, large scale ASIC produced in short development time: TAT = One third compared with Standard Cell ASICs (target value)• Uses an architecture that simplifies physic...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter | Symbol | Application | Rating | Unit | |
Min | Max | ||||
Power supply voltage |
VDD | VDDI (Core) | − 0.5 | 1.8 | V |
VDDE (for 2.5 V CMOS I/Os, 3.3 V Tolerant I/Os) |
− 0.5 | 3.6 | V | ||
VDDE (for 1.5 V I/Os*4) | − 0.5 | 3.6 | V | ||
Input voltage *1 | VI | 2.5 V CMOS | − 0.5 | VDDE + 0.5 ( 3.6) |
V |
3.3 V Tolerant | − 0.5 | VDDE + 0.5 ( 3.6) |
V | ||
Output voltage | VO | 3.3 V Tolerant (H/L-State) | − 0.5 | VDDE + 0.5 ( 4.0) |
V |
3.3 V Tolerant (Z-State) | − 55 | 4.0 | V | ||
Storage temperature |
Tst | − 55 | + 125 | ||
Operation junction temperature |
Tj | − 40 | + 125 | ||
Power supply pin current *2 |
ID | Each VDDE pin | 180 | mA | |
Each VDDI pin | 200 | mA | |||
Each VSS pin | 200 | mA | |||
Output current *3 | IO | 2.5 V CMOS | ±10 | mA | |
3.3 V Tolerant | ±7.5 | mA | |||
DS06-10801-4E is a new structured ASIC family, offering short development time, and low development cost with pre-diffused IP macros into base masters and pre-designed common 3 to 4 metal layers out of 6 to 7 layers.
By using 0.11 m CMOS process technology, the DS06-10801-4Es can support 6 million logic gates, 4.55 Mbits SRAM and 3.125 Gbps high speed transmission macros. Ultra-high pin count FC-BGA (up to 729 pins to 1681 pins) packages are available.
* :DS06-10801-4E is a trademark of Fujitsu Limited.