Features: ` 8-channel asynchonous I2S input interface (multichannel mode) + 2 synchronous I2S input channels (e.g. for MSP and ADR) or 3 asynchronous two-channel I2S input interfaces` Main and AUX channel with balance, bass, treble, loudness, volume` 5-band graphic equalizer for Main channel` Dolb...
DPL4519G: Features: ` 8-channel asynchonous I2S input interface (multichannel mode) + 2 synchronous I2S input channels (e.g. for MSP and ADR) or 3 asynchronous two-channel I2S input interfaces` Main and AUX c...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
` 8-channel asynchonous I2S input interface (multichannel mode) + 2 synchronous I2S input channels (e.g. for MSP and ADR) or 3 asynchronous two-channel I2S input interfaces
` Main and AUX channel with balance, bass, treble, loudness, volume
` 5-band graphic equalizer for Main channel
` Dolby Surround Pro Logic Adaptive Matrix
` Micronas Effect Matrix
` Micronas "3D-Panorama" virtualizer compliant to "Virtual Dolby Surround" technology
` Micronas Panorama sound mode (3D Surround sound via two loudspeakers)
` Noise Generator
` Spatial Effect for Surround
` 30-ms Surround delay
` Surround matrix control: Adaptive/Passive/Effect
` Center mode control: Normal/Phantom/Wide/Off
` Surround reproduction control: Rear speaker, Front speaker, Panorama, 3D-Panorama
` Two digital input/output pins controlled by I2C bus
Symbol | Parameter | Pin Name | Min. | Max. | Unit |
TA | Ambient Operating Temperature | - | 0 | 701) | °C |
TS | Storage Temperature | - | -40 | 125 | °C |
VSUP1 | First Supply Voltage | AHVSUP | -0.3 | 9.0 | V |
VSUP2 | Second Supply Voltage | DVSUP | -0.3 | 6.0 | V |
VSUP3 | Third Supply Voltage | AVSUP | -0.3 | 6.0 | V |
dVSUP23 | Voltage between AVSUP and DVSUP |
AVSUP, DVSUP |
0.5 | 0.5 | V |
PTOT | Package Power Dissipation PSDIP64 PQFP80 PLQFP64 |
1300 1000 9601) |
mW | ||
VIdig | Input Voltage, all Digital Inputs | -0.3 | VSUP2+0.3 | V | |
IIdig | Input Current, all Digital Pins | - | -20 | +20 | mA2) |
VIana | Input Voltage, all Analog Inputs | SCn_IN_s,3) MONO_IN |
-0.3 | VSUP1+0.3 | V |
IIana | Input Current, all Analog Inputs | SCn_IN_s,3) MONO_IN |
-5 | +5 | mA2) |
IOana | Output Current, all SCART Outputs | SCn_OUT_s3) | 4), 5) | 4), 5) | |
IOana | Output Current, all Analog Outputs except SCART Outputs |
DACp_s3) | 4) | 4) | |
ICana | Output Current, other pins connected to capacitors |
CAPL_p,3) AGNDC |
4) | 4) |
1) PLQFP64: 65 °C
2) positive value means current flowing into the circuit
3) "n" means "1", "2", "3", or "4", "s" means "L" or "R", "p" means "M" or "A"
4) The analog outputs are short circuit proof with respect to First Supply Voltage and ground.
5) Total chip power dissipation must not exceed absolute maximum rating.