DP83934CVUL-25

IC CTRLR ORIENT NETWORK 160PQFP

product image

DP83934CVUL-25 Picture
SeekIC No. : 003518807 Detail

DP83934CVUL-25: IC CTRLR ORIENT NETWORK 160PQFP

floor Price/Ceiling Price

Part Number:
DP83934CVUL-25
Mfg:
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/22

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Quick Details

Series: - Manufacturer: National Semiconductor
Controller Type: Network Interface Controller (NIC) Interface: Twisted Pair
Operating Supply Voltage : 0.8 V to 5.5 V Voltage - Supply: 4.75 V ~ 5.25 V
Current - Supply: 140mA Operating Temperature: 0°C ~ 70°C
Mounting Type: Surface Mount Package / Case: 160-BQFP
Supplier Device Package: 160-PQFP (28x28)    

Description

Mounting Type: Surface Mount
Series: -
Operating Temperature: 0°C ~ 70°C
Packaging: Tube
Manufacturer: National Semiconductor
Voltage - Supply: 4.75 V ~ 5.25 V
Current - Supply: 140mA
Package / Case: 160-BQFP
Supplier Device Package: 160-PQFP (28x28)
Controller Type: Network Interface Controller (NIC)
Interface: Twisted Pair


Features:

32-bit non-multiplexed address and data bus
Auto AUI/TPI selection
High-speed interruptible DMA
Linked-list buffer management maximizes flexibility
Two independent 32-byte transmit and receive FIFOs
Bus compatibility for all standard microprocessors
Supports big and little endian formats
Integrated IEEE 802.3 ENDEC
Integrated Twisted Pair Interface
Complete address filtering for up to 16 physical and/or multicast addresses
32-bit general-purpose timer
Loopback diagnostics
Fabricated in low-power CMOS
160 PQFP package
Full network management facilities support the 802.3 layer management standard
Integrated support for bridge and repeater applications



Pinout

  Connection Diagram


Specifications

Supply Voltage (VCC) ........................................0.5V to 7.0V
DC Input Voltage (VIN) ...........................0.5V to VCC a 0.5V
DC Output Voltage (VOUT) ......................0.5V to VCC a 0.5V
Storage Temperature Range (TSTG) ................65 to 150
Power Dissipation (PD) 500 mW
Lead Temp. (TL) (Soldering, 10 sec.) ............................260
ESD Rating
(RZAP e 1.5k, CZAP e 120 pF) .....................................1.5 kV



Description

The SONIC-T (Systems-Oriented Network Interface Controller with Twisted Pair) is a second-generation Ethernet Controller designed to meet the demands of today's high-speed 32- and 16-bit systems. Its system interface operates with a high speed DMA that typically consumes less than 5% of the bus bandwidth. Selectable bus modes provide both big and little endian byte ordering and a clean interface to standard microprocessors. The linked-list buffer management system of DP83934CVUL-25 offers maximum flexibility in a variety of environments from PC-oriented adapters to high-speed motherboard designs. Furthermore, the DP83934CVUL-25 integrates a fully-compatible IEEE 802.3 Encoder/Decoder (ENDEC) and a Twisted Pair Interface which provide a one-chip solution for Ethernet when using 10BASE-T. When using 10BASE2 or 10BASE5, the DP83934CVUL-25 may be paired with the DP8392 Coaxial Transceiver Interface to achieve a simple 2-chip solution.

For increased performance, the SONIC-T implements a unique buffer management scheme to efficiently process receive and transmit packets in system memory. No intermediate packet copy is necessary. The DP83934CVUL-25 buffer management uses three areas in memory for (1) allocating additionaldescriptors to the memory resource area. The transmit buffer management uses two areas in memory: 1. indicating status and control information; 2. fetching packet data. The system can create a transmit queue allowing multiple packets to be transmitted from a single transmit command. The packet data can reside on any arbitrary byte boundary and can exist in several non-contiguous locations. resources, (2) indicating status information, and (3) buffering packet data. During reception, the DP83934CVUL-25 stores packets in the buffer area, then indicates receive status and control information in the descriptor area. The system allocates more memory resources to the DP83934CVUL-25 by adding




Parameters:

Technical/Catalog InformationDP83934CVUL-25
VendorNational Semiconductor
CategoryIntegrated Circuits (ICs)
Controller TypeNetwork Interface Controller
InterfaceTwisted Pair
Voltage - Supply4.75 V ~ 5.25 V
Current - Supply140mA
Package / Case160-PQFP
PackagingTube
Operating Temperature0°C ~ 70°C
Lead Free StatusContains Lead
RoHS StatusRoHS Non-Compliant
Other Names DP83934CVUL 25
DP83934CVUL25



Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
RF and RFID
Power Supplies - External/Internal (Off-Board)
Batteries, Chargers, Holders
Cables, Wires
Computers, Office - Components, Accessories
View more