DP83864

Features: IEEE compliant 10BASE-T,100BASE-TX, 1000BASE-TAdaptive equalization and Baseline Wander comp.IEEE 802.3u Auto-Negotiation and Parallel Detection Fully auto-negotiates between 1000 Mb/s, 100 Mb/s, and 10 Mb/s full duplex and half duplex devices2.5 V/3.3 V MAC interfaces: IEEE 802.3u MII...

product image

DP83864 Picture
SeekIC No. : 004327965 Detail

DP83864: Features: IEEE compliant 10BASE-T,100BASE-TX, 1000BASE-TAdaptive equalization and Baseline Wander comp.IEEE 802.3u Auto-Negotiation and Parallel Detection Fully auto-negotiates between 1000 Mb/s, 1...

floor Price/Ceiling Price

Part Number:
DP83864
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/22

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

IEEE compliant 10BASE-T,100BASE-TX, 1000BASE-T
Adaptive equalization and Baseline Wander comp.
IEEE 802.3u Auto-Negotiation and Parallel Detection
   Fully auto-negotiates between 1000 Mb/s, 100 Mb/s, and 10 Mb/s full duplex and half duplex devices
2.5 V/3.3 V MAC interfaces:
   IEEE 802.3u MII with programmable bus ordering
   IEEE 802.3z GMII with programmable bus ordering
   Reduced GMII (RGMII)  ver. 1.3
   Serial GMII (SGMII) 
LED support (Link10, Link100, Link1000, Activity and Duplex indicators); Direct drive LED's thru management
User Programmable Interrupt
A 25Mhz or 125Mhz  oscillator as reference clock input
PHY level CRC checking on received packets and PHY level CRC generation for test mode transmit packets
292 BGA package
Power dissipation approximately 1 W / port
1.8 V CMOS (core & analog); 2.5 V (analog & I/O); 3.3 V is optional for 3.3 V I/O voltage
One management port per chip
Supports Auto-MDIX/polarity at all speeds
One JTAG interface per chip



Application

Switches with 10/100/1000 Mb/s capable ports
High speed uplink ports with redundancies (backbone)
Servers with Quad Ethernet ports



Description

The DP83864 is an extremely efficient full featured Quad Physical Layer transceiver with integrated PMD sublayers to support 10BASE-T, 100BASE-TX and 1000BASE-T Ethernet protocols.

The DP83864 contains four integrated  ultra  low power Gigabit Physical layers. It uses advanced 0.18 m, 1.8 V
CMOS technology, fabricated at National's South Portland,Maine facilities.

The DP83864 is designed for easy implementation of 10/100/1000 Mb/s Ethernet LANs. Each port interfaces directly to Twisted Pair media via an external transformer. This device interfaces directly to the MAC layer through the IEEE 802.3u Standard Media Independent Interface (MII) or the IEEE 802.3z Gigabit Media Independent Interface (GMII). It also supports the reduced pin count RGMII (12 pins per port) and serial GMII (8 pins per port).

The DP83864 is a fourth generation of Gigabit Physical layer product with field proven architecture and perfor-mance.  Its robust performance ensures drop in replace-ment of existing 10/100M equipment with 10/100/1000M Networking infrastructure.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Optical Inspection Equipment
Semiconductor Modules
Motors, Solenoids, Driver Boards/Modules
Circuit Protection
View more