Position: Home  > All Categories> Integrated Circuits (ICs) > DNC5X3125

DNC5X3125

Features: Designed to operate in Ethernet, fibre channel, FireWire+ or backplane applications.Operationally compliant to IEEE 802.3z Gigabit Ethernet specification.Operationally compliant to Fibre Channel ANSI X3T11. Provides FC-0 services at 1.0 Gbits/s- 1.25 Gbits/s (10-bit encoded data rate).10...

product image

DNC5X3125 Picture
See larger image
SeekIC No. : 004327832 Detail

DNC5X3125: Features: Designed to operate in Ethernet, fibre channel, FireWire+ or backplane applications.Operationally compliant to IEEE 802.3z Gigabit Ethernet specification.Operationally compliant to Fibre C...

DNC5X3125 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
DNC5X3125
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/30

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Designed to operate in Ethernet, fibre channel,  FireWire+  or backplane applications.
Operationally compliant to IEEE 802.3z Gigabit  Ethernet specification.
Operationally compliant to Fibre Channel ANSI X3T11. Provides FC-0 services at 1.0 Gbits/s- 1.25 Gbits/s (10-bit encoded data rate).
100 MHz-125 MHz differential or single-ended  reference clock.
10-bit parallel interface.
8b/10b encoded data.
High-speed comma character recognition (K28.1,K28.5, K28.7) for latency-sensitive applications and alignment to word boundary.
Two 50.0 MHz-62.5 MHz receive-byte clocks.
Single analog PLL design requires no external components for the frequency synthesizer.
Novel digital data lock in receiver avoids the need for multiple analog PLLs.
Expandable beyond single-channel SERDES.
PECL high-speed interface I/O for use with optica transceiver or coaxial copper media.
Requires one external resistor for PECL output re erence level definition.
Low-power digital 0.25 m CMOS technology.
3.3 V ± 5% power supply.
0 -70 ambient temperature.


Specifications

Parameter
Minimum
Maximum
Unit
Supply Voltage
3.135
3.465
V
TTL High Input Voltage
3.0
3.6
V
PECL Output Current
-
16
mA
Junction Operating Temperature
0
125
Storage Temperature
65
150



Description

The DNC5X3125 transceiver provides for data transmission over fiber or coaxial media at 1.0 Gbits/s to  1.25 Gbits/s. The block diagram of the macrocell used  as a quad-channel transceiver is shown in Figure 1 and  the single-channel macrocell design is shown in Figure 2. The input/output designations are given in  Table 3.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Hardware, Fasteners, Accessories
MF-A02
LMS700KF07
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
Tools
TCP202
G084SN05 V.3
Line Protection, Backups
BX0023
A20B-1008-0550
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Resistors
A101G
3006P-1-205LF
View more