Position: Home  > All Categories> Integrated Circuits (ICs) > DM9102D

DM9102D

Features: *Integrated Fast Ethernet MAC, Physical Layer and transceiver in one chip. *128 pin LQFP with CMOS process. *+2.5/3.3V Power supply with +5V tolerant I/O. *Comply with PCI specification 2.2. *PCI bus master architecture. *PCI bus burst mode data transfer. *Two large independent transmiss...

product image

DM9102D Picture
See larger image
SeekIC No. : 004327367 Detail

DM9102D: Features: *Integrated Fast Ethernet MAC, Physical Layer and transceiver in one chip. *128 pin LQFP with CMOS process. *+2.5/3.3V Power supply with +5V tolerant I/O. *Comply with PCI specification 2....

DM9102D Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
DM9102D
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/2/15

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

*Integrated Fast Ethernet MAC, Physical Layer and transceiver in one chip.
*128 pin LQFP with CMOS process.
* +2.5/3.3V Power supply with +5V tolerant I/O.
*Comply with PCI specification 2.2.
*PCI bus master architecture.
* PCI bus burst mode data transfer.
* Two large independent transmission and receipt FIFO.
* Up to 256K bytes Boot EPROM or Flash interface.
*EEPROM 93C46 interface automatically supports node ID load and configuration information.
*Comply with IEEE 802.3u 100Base-TX and 802.3 10Base-T.
*Comply with IEEE 802.3u auto-negotiation protocol for automatic link type selection. 
*Support IEEE 802.3x Full Duplex Flow Control.
*VLAN frame length support.
*IP/TCP/UDP checksum generation and checking.
*Zero copy supporting.
*Comply with ACPI and PCI Bus Power Management.
*Support the MII (Media Independent Interface) for an external PHY.
*Support Wake-On-LAN function and remote wake-up (Magic packet, Link Change and Microsoft® wake-up frame).
*Support 4 Wake-On-LAN (WOL) signals (active high pulse, active low pulse, active high, active low.)
*High performance 100Mbps clock generator and data recovery circuit.
*Digital clock recovery circuit, using advanced digital algorithm to reduce jitter.
*Adaptive equalization circuit and Baseline wandering restoration circuit for 100Mbps receiver.
*Provides Loopback mode for easy system diagnostics.
*Support auto-MDI/MDIX.
*Low power consumption modes:
- Power reduced mode (cable detection)
- Power down mode
- Selectable TX drivers for 1:1 or 1.25:1 transformers for additional power reduction. (1.25:1 transformers for Non Auto MDIX only).


Pinout

Connection Diagram


Specifications

Symbol Parameter Min. Max. Unit Conditions
DVDD, AVDD Supply Voltage -0.3 3.6 V  
DVDD25,AVDD25 Supply Voltage -0.3 2.7 V  
VIN DC Input Voltage (VIN) -0.5 5.5 V  
VOUT DC Output Voltage (VOUT) -0.3 3.6 V  
Tc Case Temperature Range 0 85    
Tstg Storage Temperature Rang (Tstg) -65 150     
LT Lead Temp. (TL, Soldering, 10 sec.) --- 235     



Description

  The DM9102D is a fully integrated and cost effective single  chip Fast Ethernet NIC controller. It is designed with low power and high performance process. It is a 2.5/3.3V device with 5V tolerance.

  The DM9102D provides direct interface to the PCI bus and supports bus master mode to achieve the high performance of the PCI bus. It fully complies with PCI 2.2. In the media side, the DM9102D interfaces to the UTP3, 4, 5 in 10Base-T and the UTP5 in 100Base-TX. It is fully compliant with the IEEE 802.3u Spec. The auto-negotiation and auto-MDI/MDIX function can automatically configure the DM9102D to take the maximum advantage of its abilities. The DM9102D also supports IEEE 802.3x's full-duplex flow control to prevent the receive overflow of link partner. The IPv4 IP/TCP/UDP checksum generation and checking can reduce the system CPU utilization. 

  The DM9102D supports two types of power management mechanisms. The main mechanism is based on the OnNow architecture, which is required for PC99. The alternative mechanism is based upon the remote Wake-On-LAN mechanism.  
 
 




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Tools
TCP202
G084SN05 V.3
Programmers, Development Systems
ARDUINO IIC/I2C 液晶模块
JTAG-SMT2
Prototyping Products
AVT4168
DE1
Inductors, Coils, Chokes
DR127-330-R
SD53-100-R
Undefined Category
VI-B63-IU
X27 589
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
View more