Features: · DM74LS174 contains six flip-flops with single-rail outputs· DM74LS175 contains four flip-flops with double-rail outputs· Buffered clock and direct clear inputs· Individual data input to each flip-flop· Applications include: Buffer/storage registers Shift registers Pattern generators· T...
DM74LS175SJ_1137187: Features: · DM74LS174 contains six flip-flops with single-rail outputs· DM74LS175 contains four flip-flops with double-rail outputs· Buffered clock and direct clear inputs· Individual data input to ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
· DM74LS174 contains six flip-flops with single-rail outputs
· DM74LS175 contains four flip-flops with double-rail outputs
· Buffered clock and direct clear inputs
· Individual data input to each flip-flop
· Applications include: Buffer/storage registers Shift registers Pattern generators
· Typical clock frequency 40 MHz
· Typical power dissipation per flip-flop 14 mW
Supply Voltage ................................................................7V
Input Voltage ..................................................................7V
Operating Free Air Temperature Range ...........0 to +70
Storage Temperature Range .......................65 to +150
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings.
The "Recommended Operating Conditions" table will define the conditions for actual device operation.
These DM74LS175SJ_1137187 positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop.
Information of DM74LS175SJ_1137187 at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.