DM7473

SpecificationsSupply Voltage 7VInput Voltage 5.5VOperating Free Air Temperature Range 0°C to +70°CStorage Temperature Range -65°C to +150°CDescription This DM7473 contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-...

product image

DM7473 Picture
SeekIC No. : 004327066 Detail

DM7473: SpecificationsSupply Voltage 7VInput Voltage 5.5VOperating Free Air Temperature Range 0°C to +70°CStorage Temperature Range -65°C to +150°CDescription This DM7473 contains two independent positive p...

floor Price/Ceiling Price

Part Number:
DM7473
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/18

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Specifications

Supply Voltage                                                                 7V
Input Voltage                                                                5.5V
Operating Free Air Temperature Range         0°C to +70°C
Storage Temperature Range                    -65°C to +150°C



Description

   This DM7473 contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is HIGH the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave.

   The logic states of the J and K inputs must not be allowed to change while the clock is HIGH. Data transfers to the outputs of DM7473 on the falling edge of the clock pulse. A LOW logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Programmers, Development Systems
RF and RFID
Integrated Circuits (ICs)
LED Products
Hardware, Fasteners, Accessories
Resistors
View more