Features: Low power Schottky version of 2502Storage and control for successive approximation A to D conversionPerforms serial-to-parallel conversionSpecificationsIf Military/Aerospace specified devices are required,please contact the National Semiconductor SalesOffice/Distributors for availability...
DM54LS502: Features: Low power Schottky version of 2502Storage and control for successive approximation A to D conversionPerforms serial-to-parallel conversionSpecificationsIf Military/Aerospace specified devi...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range
DM54LS -55 to 125
DM74LS 0 to 70
Storage Temperature Range -65to 150
The DM54LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete (CC) signal coincident with storage of the eighth bit. An active LOW Start (S) input performs synchronous initialization which forces Q7 LOW and all other outputs HIGH. Subsequent clocks shift this Q7 LOW signal downstream which simultaneously backfills the register such that the first serial data (D input) bit is stored in Q7, the second bit in Q6, the third in Q5, etc. The serial input data is also synchronized by an auxiliary flip-flop and brought out on QD.
Designed primarily for use in the successive approximation technique for analog-to-digital conversion, the DM54LS502 can also be used as a serial-to-parallel converter ring counter and as the storage and control element in recursive digital routines.