Position: Home  > All Categories> Integrated Circuits (ICs) > DDR333

DDR333

Features: • 167 MHz Clock, 333 Mb/s/p data rate• VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V• Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture (x16 has two - one per byte)• Internal, pipelined double-data-rate (DDR) architectu...

product image

DDR333 Picture
See larger image
SeekIC No. : 004324783 Detail

DDR333: Features: • 167 MHz Clock, 333 Mb/s/p data rate• VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V• Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous da...

DDR333 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
DDR333
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 167 MHz Clock, 333 Mb/s/p data rate
• VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V
• Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture (x16 has two - one per byte)
• Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; centeraligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data (x16 has two - one per byte)
• Programmable burst lengths: 2, 4, or 8
• Concurrent Auto Precharge option supported
• Auto Refresh and Self Refresh Modes
• FBGA package available
• 2.5V I/O (SSTL_2 compatible)
• tRAS lockout (tRAP = tRCD)
• Backwards compatible with DDR200 and DDR266


Pinout

Connection Diagram


Description

DDR333 meets or surpasses all DDR266 timing requirements thus assuring full backwards compatibility with current DDR designs. In addition, the DDR333 support concurrent auto-precharge and tRAS lockout for improved timing performance. The 256Mb, DDR333 device will support an (tREFI) average periodic refresh interval of 7.8us.

The standard 66-pin TSOP package is offered for point-to-point applications where the FBGA package is intended for the multi-drop systems.

The DDR333 provides full specifications and functionality unless specified herein.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Cables, Wires
821-0814-a
415-0100-150
Cables, Wires - Management
NM-SF50+
CCK26.5-MM-190-30
Switches
US32DMRJ
HBGQ22P-11ET
Relays
WIMA MKP4 0.22UF 630V
WIMA MKP4 4.7UF 630VDC
Connectors, Interconnects
ASP-134488-01
WM4078-ND
Tapes, Adhesives
803
AC452-2
View more