Position: Home  > All Categories> Integrated Circuits (ICs) > CoreU1PHY

CoreU1PHY

Features: • Standard 8-Bit, 25 MHz UTOPIA Level 1 PHY Interface Complies with the ATM Forum UTOPIA Specification, Level 1 Version 2.01 (af-phy- 0017.000)• Separate TX and RX Clocks and Interface Pins• Supports Cell-Level Handshake for 53- or 54-byte ATM Cells with Automatic Add/D...

product image

CoreU1PHY Picture
See larger image
SeekIC No. : 004315419 Detail

CoreU1PHY: Features: • Standard 8-Bit, 25 MHz UTOPIA Level 1 PHY Interface Complies with the ATM Forum UTOPIA Specification, Level 1 Version 2.01 (af-phy- 0017.000)• Separate TX and RX Clocks and I...

CoreU1PHY Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
CoreU1PHY
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Standard 8-Bit, 25 MHz UTOPIA Level 1 PHY Interface Complies with the ATM Forum UTOPIA Specification, Level
   1  Version 2.01 (af-phy- 0017.000)
• Separate TX and RX Clocks and Interface Pins
• Supports Cell-Level Handshake for 53- or 54-byte ATM Cells with Automatic Add/Drop of UDF2 Field in the
   ATM Header in 53-byte Mode
• 16-Bit (54-byte) User Interfaces Can be Used Directly or Bolt-Up to One of Actel's ATM Cell Buffer Blocks: ATMBUFx



Description

CoreU1PHY is a UTOPIA Level 1 PHY interface core that connects directly to any ATM link-layer (master) device and user logic (or optional ATM cell buffer blocks) to provide an interface between the link-layer device and a non-standard physical layer device (Figure 1).




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Audio Products
HUC1002
WM-64CT
Cable Assemblies
CS1W-CN114
XW2Z-500T
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
Line Protection, Backups
BX0023
A20B-1008-0550
Fans, Thermal Management
3610ML-05W-B49
1608KL-05W-B39
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
View more