Position: Home  > All Categories> Integrated Circuits (ICs) > Cellular Memory (M18)

Cellular Memory (M18)

Features: `􀂄 High-Performance Read, Program and Erase- 96 ns initial read access- 108 MHz with zero wait-state synchronous burst reads: 7 ns clock-to-data output- 133 MHz with zero wait-state synchronous burst reads: 5.5 ns clock-to-data output- 8-, 16-, and continuous-word synchronous-bu...

product image

Cellular Memory (M18) Picture
See larger image
SeekIC No. : 004312846 Detail

Cellular Memory (M18): Features: `􀂄 High-Performance Read, Program and Erase- 96 ns initial read access- 108 MHz with zero wait-state synchronous burst reads: 7 ns clock-to-data output- 133 MHz with zero wait-sta...

Cellular Memory (M18) Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
Cellular Memory (M18)
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

`􀂄 High-Performance Read, Program and Erase
- 96 ns initial read access
- 108 MHz with zero wait-state synchronous  burst reads: 7 ns clock-to-data output
- 133 MHz with zero wait-state synchronous burst reads: 5.5 ns clock-to-data output
- 8-, 16-, and continuous-word synchronous-burst Reads
- Programmable WAIT configuration
- Customer-configurable output driver impedance
- Buffered Programming:
2.0 s/Word (typ), 512-Mbit 65 nm;
Block Erase: 0.9 s per block (typ)
- 20 s (typ) program/erase suspend
`􀂄 Architecture
- 16-bit wide data bus
- Multi-Level Cell Technology
- Symmetrically-Blocked Array Architecture
- 256-Kbyte Erase Blocks
- 1-Gbit device: Eight 128-Mbit partitions
- 512-Mbit device: Eight 64-Mbit partitions
- 256-Mbit device: Eight 32-Mbit partitions.
- 128-Mbit device: Eight 16-Mbit partitions.
- Read-While-Program and Read-While-Erase
- Status Register for partition/device status
- Blank Check feature
`􀂄 Quality and Reliability
- Expanded temperature: 30 °C to +85 °C
- Minimum 100,000 erase cycles per block
- ETOX™ X Process Technology (65 nm)
- ETOX™ IX Process Technology (90 nm)
`􀂄 Power
- Core voltage: 1.7 V - 2.0 V
- I/O voltage: 1.7 V - 2.0 V
- Standby current: 60 A (typ) for 512-Mbit, 65 nm
- Deep Power-Down mode: 2 A (typ)
- Automatic Power Savings mode
- 16-word synchronous-burst read current:
23 mA (typ) @ 108 MHz; 24 mA (typ) @ 133 MHz
`􀂄 Software
- Numonyx™ Flash Data Integrator (Numonyx™ FDI) optimized
- Basic Command Set and Extended Command Set compatible
- Common Flash Interface
`􀂄 Security
- OTP Registers:
64 unique pre-programmed bits
2112 user-programmable bits
- Absolute write protection with VPP = GND
- Power-transition erase/program lockout
- Individual zero-latency block locking
- Individual block lock-down
`􀂄 Density and Packaging
- Density: 128-, 256-, and 512-Mbit, and 1- Gbit
- Address-data multiplexed and nonmultiplexed interfaces
- x16D (105-ball) Flash SCSP
- x16C (107-ball) Flash SCSP
- 0.8 mm pitch lead-free solder-ball


Specifications

Parameter Min Max Unit Conditions Notes
Temperature under Bias Expanded -30 +85 °C - 1
Storage Temperature 65 +125 °C - 1
F-VCC Voltage 2.0 VCCQ + 2.0 V - 2,3
VCCQ and P-VCC Voltage 2.0 VCCQ + 2.0 V - 2,4
Voltage on any input/output signal (except
VCC, VCCQ,and VPP)		 2.0 VCCQ + 2.0 V - 2,4
F-VPP Voltage 2.0 +11.5 V - 2,3
ISH Output Short Circuit Current - 100 mA - 5
VPPH Time - 80 Hours - 6
Block Program/Erase Cycles: Main Blocks 100,000 - Cycles F-VPP = VCC or F-VPP = VPPH 6


Notes:
1. Temperature is Ambient, not Case.
2. Voltage is referenced to VSS.
3. During signal transitions, minimum DC voltage may undershoot to 2.0 V for periods < 20 ns; maximum DC voltage
may overshoot to VCC (max) + 2.0 V for periods < 20 ns.
4. During signal transitions, minimum DC voltage may undershoot to 1.0 V for periods < 20 ns; maximum DC voltage
may overshoot to VCCQ (max) + 1.0 V for periods < 20 ns.
5. Output shorted for no more than one second. No more than one output shorted at a time.
6. Operation beyond this limit may degrade performance.




Description

The Numonyx™ StrataFlash® Cellular Memory (M18) device provides high read and write performance at low voltage on a 16-bit data bus.

Cellular Memory (M18) has a multi-partition architecture with read-while-program and read-while-erase capability.

Cellular Memory (M18) supports synchronous burst reads up to 108 MHz using ADV# and CLK address-latching on some litho/density combinations and up to 133 MHz using CLK address-latching only on some litho/density combinations. It is listed below in the following table.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Undefined Category
VI-B63-IU
X27 589
Circuit Protection
A50QS75-4Y
F-17*77
Kits
IT243
UVSC-110-4E1
Line Protection, Backups
BX0023
A20B-1008-0550
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
View more