CY7C954DX

Features: • Second-generation HOTLink® technology• UTOPIA level I and II compatible host bus interface• Three-bit Multi-PHY address capability built-in• Three user-selectable Start Of Cell marker/indicators• Embedded 256-character synchronous FIFOs• Built-in...

product image

CY7C954DX Picture
SeekIC No. : 004320533 Detail

CY7C954DX: Features: • Second-generation HOTLink® technology• UTOPIA level I and II compatible host bus interface• Three-bit Multi-PHY address capability built-in• Three user-select...

floor Price/Ceiling Price

Part Number:
CY7C954DX
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Second-generation HOTLink® technology
• UTOPIA level I and II compatible host bus interface
• Three-bit Multi-PHY address capability built-in
• Three user-selectable Start Of Cell marker/indicators
• Embedded 256-character synchronous FIFOs
• Built-in ATM Header Error Control (HEC)
• Automatic Transmit-HEC insertion & Receiver-HEC check
• FIFO cell-level flushing of invalid ATM cells
• ATM Forum, Fibre Channel, and ESCON® compliant 8B/10B encoder/decoder
• 50- to 200-MBaud serial signaling rate
• Internal PLLs with no external PLL components
• Dual differential PECL-compatible serial inputs
• Dual differential PECL-compatible serial outputs
• Compatible with fiber-optic modules and copper cables
• Built-In Self-Test (BIST) for link testing
• Link Quality Indicator
• Single +5.0V ±10% supply
• 100-pin TQFP
• 0.35 CMOS technology



Pinout

  Connection Diagram


Specifications

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ................................. 65°C to +150°C
Ambient Temperature with
Power Applied............................................. 55°C to +125°C
Supply Voltage to Ground Potential ............... 0.5V to +6.5V
DC Voltage Applied to Outputs
in High-Z State.........................................0.5V to VDD+0.5V
Output Current into TTL Outputs (LOW) ......................30 mA
DC Input Voltage ..................................... 0.5V to VDD+0.5V
Static Discharge Voltage ......................................... > 2001 V
(per MIL-STD-883, Method 3015)
Latch-Up Current.................................................... > 200 mA



Description

The 200-MBaud CY7C954DX HOTLink Transceiver is a pointto- point communications building block allowing the transfer of data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at speeds ranging between 50 and 200 MBaud. The transmit section accepts parallel data of selectable width and converts it to serial data, while the receiver section accepts serial data and converts it to parallel data of selectable width. Figure 1 illustrates typical connections between two independent host systems and corresponding CY7C954DX parts. As a second-generation HOTLink device, the CY7C954DX provides enhanced levels of technology, functionality, and integration over the field proven CY7B923/933 HOTLink.

The transmit section of the CY7C954DX HOTLink has been configured to accept 8-bit data characters on each clock cycle, and store the parallel data into an internal Transmit FIFO. Data is read from the Transmit FIFO and is encoded using an embedded 8B/10B encoder to improve its serial transmission characteristics. These encoded characters are then serialized and output from two Pseudo ECL (ECL referenced to +5.0V) compatible differential transmission line drivers at a bit-rate of 10 times the input reference clock.

The receive section of the CY7C954DX HOTLink accepts a serial bit-stream from one of two PECL-compatible differential line receivers and, using a completely integrated PLL Clock Synchronizer, recovers the timing information necessary for data reconstruction. The recovered bit stream is deserialized and framed into characters, 8B/10B decoded, and checked for transmission errors. Recovered decoded characters are reconstructed into 8-bit data characters, written to an internal Receive FIFO, and presented to the destination host system. For those systems requiring even greater FIFO storage capability, external FIFOs may be directly coupled to the CY7C954DX device through the parallel interface without additional glue-logic for single PHY connections.

The TTL parallel I/O interface of the CY7C954DX may be configured as either a FIFO (configurable for UTOPIA emulation or for depth expansion through external FIFOs) or as a pipeline register extender.

The FIFO configurations of the CY7C954DX are optimized for transport of timeindependent (asynchronous) 8-bit character-oriented data across a link. A Built-In Self-Test (BIST) pattern generator and checker allows for at-speed testing of the high-speed serial data paths in both the transmit and receive sections, and across the interconnecting links.

HOTLink devices of the CY7C954DX are ideal for a variety of applications where parallel interfaces can be replaced with high-speed, point-topoint serial links. Some applications include interconnecting workstations, backplanes, servers, mass storage, and video transmission equipment.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Transformers
Fans, Thermal Management
Integrated Circuits (ICs)
Resistors
Audio Products
Undefined Category
View more