Features: • enCoRe™ II Low Voltage (enCoRe II LV)- enhanced Component Reduction - Internal crystalless oscillator with support for optional external clock or external crystal or resonator. - Configurable IO for real-world interface without external components• Enhanced 8-bit mic...
CY7C60223: Features: • enCoRe™ II Low Voltage (enCoRe II LV)- enhanced Component Reduction - Internal crystalless oscillator with support for optional external clock or external crystal or resonat...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
An interrupt CY7C60223 is posted when its interrupt conditions occur. This results in the flip-flop in Figure 17 clocking in a '1'. The interrupt will remain posted until the interrupt is taken or until it is cleared by writing to the appropriate INT_CLRx register.
A posted interrupt of the CY7C60223 is not pending unless it is enabled by setting its interrupt mask bit (in the appropriate INT_MSKx register). All pending interrupts of CY7C60223 are processed by the Priority Encoder to determine the highest priority interrupt which will be taken by the M8C if the Global Interrupt Enable bit is set in the CPU_F register.
Disabling an interrupt of CY7C60223 by clearing its interrupt mask bit (in the INT_MSKx register) does not clear a posted interrupt, nor does it prevent an interrupt from being posted. It simply prevents a posted interrupt from becoming pending.
Nested interrupts can be accomplished by reenabling interrupts inside an interrupt service routine. To do this, set the IE bit in the Flag Register. A block diagram of the enCoRe II LV Interrupt Controller is shown in Figure 17.