Features: • 128 macrocells in eight logic array blocks (LABs)• Eight dedicated inputs, 52 bidirectional I/O pins• Programmable interconnect array• Advanced 0.65-micron CMOS technology to increase performance• Available in 68-pin HLCC, PLCC, and PGA packagesPinoutSpeci...
CY7C342B: Features: • 128 macrocells in eight logic array blocks (LABs)• Eight dedicated inputs, 52 bidirectional I/O pins• Programmable interconnect array• Advanced 0.65-micron CMOS t...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C342B is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX® architecture is 100% user-configurable, allowing the CY7C342B to ccommodate a variety of independent logic functions.
The 128 macrocells in the CY7C342B are divided into eight LABs, 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB.
Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.
The speed and density of the CY7C342B allows it to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 25 times the functionality of 20-pin PLDs, the CY7C342B allows the replacement of over 50 TTL devices. By replacing large amounts of logic, the CY7C342B reduces board space, part count, and increases system reliability.