IC SRAM 256KBIT 35NS 28DIP
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Series: | - | Manufacturer: | Cypress Semiconductor Corp | ||
Format - Memory: | RAM | Memory Type: | SRAM - Asynchronous | ||
Memory Size: | 256K (32K x 8) | THD plus Noise : | 1.5 %, 0.4 % | ||
Speed: | 35ns | Interface: | Parallel | ||
Voltage - Supply: | 4.5 V ~ 5.5 V | Operating Temperature: | 0°C ~ 70°C | ||
Package / Case: | 28-DIP (0.300", 7.62mm) | Supplier Device Package: | 28-PDIP |
The CY7C199 is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE) and active LOW Output Enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 81% when deselected. The CY7C199 is in the standard 300-mil-wide DIP, SOJ, and LCC packages.
An active LOW Write Enable signal (WE) of CY7C199 controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins (I/O0 through I/O7) is written into the memory location addressed by the address present on the address pins (A0 through A14). Reading the device is accomplished by selecting theCY7C199 and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.
The input/output pins of CY7C199 remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (WE) is HIGH. A die coat is used to improve alpha immunity.