Features: • Automatic power-down when deselected• CMOS for optimum speed/power• High speed -tAA = 15 ns• Transparent write (7C171A)• Low active power -375 mW• Low standby power -93 mW• TTL-compatible inputs and outputs• Capable of withstanding greate...
CY7C172A: Features: • Automatic power-down when deselected• CMOS for optimum speed/power• High speed -tAA = 15 ns• Transparent write (7C171A)• Low active power -375 mW• Low...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C171A and CY7C172A are high-performance CMOS static RAMs organized as 4096 by 4 bits with separate I/O. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C171A and CY7C172A have an automatic power-down feature, reducing the power consumption by 77% when deselected.
Writing to CY7C171A and CY7C172A are accomplished when the chip enable (CE) and write enable (WE) inputs are both LOW. Data on the four input/output pins (I0 through I3) is written into the memory location specified on the address pins (A0 through A11). Reading theCY7C171A and CY7C172A are accomplished by taking chip enable (CE) LOW, while write enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins of CY7C171A and CY7C172A remain in a high-impedance state when write enable (WE) is LOW (7C172A only), or chip enable is HIGH.
A die coat is used to insure alpha immunity.