Features: • Pin-compatible and functionally equivalent to ZBT™• Supports 250-MHz bus operations with zero wait states- Available speed grades are 250, 200 and 167 MHz• Internally self-timed output buffer control to eliminate the need to use asynchronous OE• Fully regi...
CY7C1464AV25: Features: • Pin-compatible and functionally equivalent to ZBT™• Supports 250-MHz bus operations with zero wait states- Available speed grades are 250, 200 and 167 MHz• Intern...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1460AV25/CY7C1462AV25/CY7C1464AV25 are 2.5V, 1M x 36/2M x 18/512 x 72 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively.
The CY7C1460AV25/CY7C1462AV25/CY7C1464AV25 are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1460AV25/CY7C1462AV25/CY7C1464AV25 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1460AV25/ CY7C1462AV25/ CY7C1464AV25 are pin-compatible and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Write operations are controlled by the Byte Write Selects (BWaBWh for CY7C1464AV25, BWaBWd for CY7C1460AV25 and BWaBWb for CY7C1462AV25) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an asynchronous Output Enable (OE) of CY7C1460AV25/CY7C1462AV25/CY7C1464AV25 provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.