CY7C1446AV25

The CY7C1440AV25/CY7C1442AV25/CY7C1446AV25 SRAM integrates 1M x 36/2M x 18/512K x 72 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE₁), depth-expansion Chip Enables (CE₂ and CE₃), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW_X, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables of CY7C1440AV25/CY7C1442AV25/CY7C1446AV25  are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls of  CY7C1440AV25/CY7C1442AV25/CY7C1446AV25 are registered on-chip to initiate a self-timed Write cycle.This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1440AV25/CY7C1442AV25/CY7C1446AV25 operates from a +2.5V core power supply while all outputs may operate with a +2.5V/1.8V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.