Features: ` Separate independent read and write data ports -Supports concurrent transactions` 267 MHz clock for high bandwidth` 2-word burst on all accesses` Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 534 MHz) at 267 MHz` Two input clocks (K and K) for...
CY7C1414JV18: Features: ` Separate independent read and write data ports -Supports concurrent transactions` 267 MHz clock for high bandwidth` 2-word burst on all accesses` Double Data Rate (DDR) interfaces on...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and CY7C1414JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read operations and the write port has data inputs to support write operations. QDR-II architecture has separate data inputs and data outputs to completely eliminate the need to "turn-around" the data bus required with common IO devices. Access to each port is accomplished through a common address bus. The read address is latched on the rising edge of the K clock and the write address is latched on the rising edge of the K clock. Accesses to the QDR-II read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are provided with DDR interfaces. Each address location is associated with two 8-bit words (CY7C1410JV18), 9-bit words (CY7C1425JV18), 18-bit words (CY7C1412JV18), or 36-bit words (CY7C1414JV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and K and C and C), memory bandwidth is maximized while simplifying system design by eliminating bus "turn-arounds".
Depth expansion of CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and CY7C1414JV18 is accomplished with port selects, which enables each port to operate independently.
All synchronous inputs of CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and CY7C1414JV18 pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.